A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-/-μm CMOS

被引：21

作者：

Gaggl, R ^{[1
]}

Wiesbauer, A ^{[1
]}

Fritz, G ^{[1
]}

Schranz, C ^{[1
]}

Pessl, P ^{[1
]}

机构：

[1] Infineon Technol, A-9500 Villach, Austria

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2003年 / 38卷 / 07期

关键词：

analog-to-digital converter (ADC); asymmetrical digital subscriber line (ADSL); delta-sigma modulator; dynamic biasing;

D O I：

10.1109/JSSC.2003.813216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high-resolution multibit sigma-delta analog-to-digital converter (ADC) implemented in a 0.18-mum CMOS technology is introduced. The circuit is targeted for an asymmetrical digital subscriber line (ADSL) central-office (CO) application [3]. An area- and power-efficient realization of a second-order single-loop 3-bit modulator with an oversampling ratio of 96 is presented. The SigmaDelta modulator features an 85-dB dynamic range over a 300-kHz signal bandwidth. The measured power consumption of the ADC core is only 15 mW. An innovative biasing circuitry is introduced for the switched-capacitor integrators.

引用

页码：1105 / 1114

页数：10

共 27 条

[1] A multibit delta-sigma audio DAC with 120-dB dynamic range
Fujimori, I
Nogi, A
Sugimoto, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) : 1066 - 1073
[2] A 6.5-μW 70-dB 0.18-μm CMOS Potentiostatic Delta-Sigma for Electrochemical Sensors
Aymerich, Joan
Dei, Michele
Teres, Lluis
Serra-Graells, Francisco
2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 25 - 28
[3] A 0.6-V Delta-Sigma ADC with 57-dB Dynamic Range
Wei, Chun-Hao
Lu, Liang-Hung
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 198 - 201
[4] A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta-Sigma Modulator in 0.18-μm CMOS
Kulej, Tomasz
Khateb, Fabian
Ferreira, Luis H. C.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 316 - 325
[5] Delta-sigma modulator with a 50-MHz sampling rate implemented in 0.18-μm CMOS technology
Korotkov A.S.
Pilipko M.M.
Morozov D.V.
Hauer J.
Russian Microelectronics, 2010, 39 (3) : 210 - 219
[6] A Low-Voltage Fourth-Order Cascade Delta-Sigma Modulator in 0.18-μm CMOS
Kuo, Chien-Hung
Shi, Deng-Yao
Chang, Kang-Shuo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2450 - 2461
[7] A Near 1-V Operational, 0.18-μm CMOS Passive Sigma-Delta Modulator with 77 dB of Dyanamic Range
Sai, Toru
Sugimoto, Yasuhiro
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 747 - 754
[8] A 0.6-V Dynamic Biasing Filter With 89-dB Dynamic Range in 0.18-μm CMOS
Akita, Ippei
Wada, Kazuyuki
Tadokoro, Yoshiaki
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2790 - 2799
[9] A high-performance sigma-delta ADC for ADSL applications in 0.35μm CMOS digital technology
del Río, R
de la Rosa, JM
Medeiro, F
Pérez-Verdú, B
Rodríquez-Vázquez, A
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 501 - 504
[10] A 433 MHz −104 dBm OOK/ASK receiver with the dynamic range of 95 dB in 0.18-µm CMOS process
Jianhui Wu
Chao Chen
Cheng Huang
Analog Integrated Circuits and Signal Processing, 2015, 82 : 189 - 196

← 1 2 3 →