A pipelined schedule to minimize completion time for loop tiling with computation and communication overlapping

被引:7
|
作者
Koziris, N [1 ]
Sotiropoulos, A [1 ]
Goumas, G [1 ]
机构
[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, Comp Syst Lab, Zografos 15773, Greece
关键词
D O I
10.1016/S0743-7315(03)00102-3
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a new method for the problem of minimizing the execution time of nested for-loops using a tiling transformation. In our approach, we are interested not only in tile size and shape according to the required communication to computation ratio, but also in overall completion time. We select a time hyperplane to execute different tiles much more efficiently by exploiting the inherent overlapping between communication and computation phases among successive, atomic tile executions. We assign tiles to processors according to the tile space boundaries, thus considering the iteration space bounds. Our schedule considerably reduces overall completion time under the assumption that some part from every communication phase can be efficiently overlapped with atomic, pure tile computations. The overall schedule resembles a pipelined datapath where computations are not anymore interleaved with sends and receives to nonlocal processors. We survey the application of our schedule to modern communication architectures. We performed two sets of experimental results, one using MPI primitives over FastEthernet and one using the SISCI API over an SCI network. In both cases, the total completion time is significantly reduced. (C) 2003 Elsevier Inc. All rights reserved.
引用
收藏
页码:1138 / 1151
页数:14
相关论文
共 2 条
  • [1] A pipelined execution of tiled nested loops on SMPs with computation and communication overlapping
    Athanasaki, M
    Sotiropoulos, A
    Tsoukalas, G
    Koziris, N
    2002 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS OF THE WORKSHOPS, 2002, : 559 - 567
  • [2] Communication-Computation Overlapping with Dynamic Loop Scheduling for Preconditioned Parallel Iterative Solvers on Multicore and Manycore Clusters
    Nakajima, Kengo
    Hanawa, Toshihiro
    2017 46TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW), 2017, : 210 - 219