Fault Containment in a Reconfigurable Multi-Processor System-on-a-Chip

被引:0
|
作者
Obermaisser, R. [1 ]
Hoeftberger, O. [2 ]
机构
[1] Univ Siegen, D-57068 Siegen, Germany
[2] Vienna Univ Technol, Vienna, Austria
关键词
NETWORK;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Fault containment between components is a significant property in embedded real-time systems in order to improve robustness, attain clear integration responsibilities and enable modular certification. This paper presents fault containment mechanisms, which are based on the time-triggered Network-on-a-Chip (NoC) of a reconfigurable MPSoC. Each component accesses this NoC via a communication interface that acts as a guardian of the component behavior in the time and value domain. The knowledge about the permitted behavior of a component is written into the communication interfaces by a trusted resource manager. We perform an evaluation of these fault containment capabilities using fault injection experiments. The experiments provide evidence that a faulty component cannot affect the timing or integrity of messages exchanged by other components.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP
    Pham, Hung-Manh
    Pillement, Sebastien
    Demigny, Didier
    [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
  • [2] Study on arbitration arithmetic for multi-processor system-on-a-chip based on bus
    Physics Department, LAPEM, Institute of VLSI Design, Nanjing University, Nanjing 210093, China
    不详
    [J]. Yi Qi Yi Biao Xue Bao, 2006, SUPPL. (2415-2418):
  • [3] Windows CE for a reconfigurable system-on-a-chip processor
    George, MR
    Wong, WF
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 201 - 207
  • [4] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions
    Xie, Xin
    Williams, John
    Bergmann, Neil
    [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
  • [5] Chip multi-processor generator
    Solomatnikov, Alex
    Firoozshahian, Amin
    Qadeer, Wajahat
    Shacham, Ofer
    Kelley, Kyle
    Asgar, Zain
    Wachs, Megan
    Hameed, Rehan
    Horowitz, Mark
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [6] Dynamically Reconfigurable Multi-Processor Arrays
    Glenn-Anderson, James
    [J]. CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1858 - 1863
  • [7] A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication
    Rana V.
    Atienza D.
    Santambrogio M.D.
    Sciuto D.
    De Micheli G.
    [J]. IFIP Advances in Information and Communication Technology, 2010, 313 : 232 - 250
  • [8] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
    Rana, Vincenzo
    Atienza, David
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    De Micheli, Giovanni
    [J]. VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
  • [9] Runtime adaptive multi-processor system-on-chip:: RAMPSoC
    Goehringer, Diana
    Huebner, Michael
    Schatz, Volker
    Becker, Juergen
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3236 - 3242
  • [10] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
    Ferreira, Rubem Euzebio
    Mourelle, Luiza de Macedo
    Nedjah, Nadia
    [J]. TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +