共 50 条
- [1] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
- [2] Study on arbitration arithmetic for multi-processor system-on-a-chip based on bus [J]. Yi Qi Yi Biao Xue Bao, 2006, SUPPL. (2415-2418):
- [3] Windows CE for a reconfigurable system-on-a-chip processor [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 201 - 207
- [4] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
- [5] Chip multi-processor generator [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
- [6] Dynamically Reconfigurable Multi-Processor Arrays [J]. CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1858 - 1863
- [8] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication [J]. VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
- [9] Runtime adaptive multi-processor system-on-chip:: RAMPSoC [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3236 - 3242
- [10] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip [J]. TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +