A Dynamic-Key Secure Scan Structure Against Scan-Based Side Channel and Memory Cold Boot Attacks

被引:4
|
作者
Wu, Chia-Chi [1 ]
Kuo, Man-Hsuan [1 ]
Lee, Kuen-Jong [1 ]
机构
[1] Natl Cheng Kung Univ, Dept EE, Tainan, Taiwan
关键词
hardware security; side-channel attack; memory attack; dynamic key generation; secure scan architecture;
D O I
10.1109/ATS.2018.00020
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Scan design is a universal design for test (DFT) technology to increase the observability and controllability of the circuits under test by using scan chains. However, it also leads to a potential security problem that attackers can use scan design as a backdoor to extract confidential information. Researchers have tried to address this problem by using secure scan structures that usually have some keys to confirm the identities of users. However, the traditional methods to store intermediate data or keys in memory are also under high risk of being attacked. In this paper, we propose a dynamic-key secure DFT structure that can defend scan-based and memory attacks without decreasing the system performance and the testability. The main idea is to build a scan design key generator that can generate the keys dynamically instead of storing and using keys in the circuit statically. Only specific patterns derived from the original test patterns are valid to construct the keys and hence the attackers cannot shift in any other patterns to extract correct internal response from the scan chains or retrieve the keys from memory. Analysis results show that the proposed method can achieve a very high security level and the security level will not decrease no matter how many guess rounds the attackers have tried due to the dynamic nature of our method.
引用
收藏
页码:48 / 53
页数:6
相关论文
共 50 条
  • [1] A secure scan architecture using dynamic key to thwart scan-based side-channel attacks
    Wang, Weizheng
    Chen, Jinhai
    Pan, Xianmin
    MICROELECTRONICS JOURNAL, 2024, 143
  • [2] How to secure scan design against scan-based side-channel attacks?
    Zhou, Wei
    Cui, Aijiao
    Li, Huawei
    Qu, Gang
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 116 - 121
  • [3] A Memristor-based Secure Scan Design against the Scan-based Side-Channel Attacks
    Lu, Mengqiang
    Cui, Aijiao
    Shao, Yan
    Qu, Gang
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 71 - 76
  • [4] Partial Scan Design Against Scan-based Side Channel Attacks
    Chen, Xi
    Lu, Zhaojun
    Qu, Gang
    Cui, Aijiao
    2018 17TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (IEEE TRUSTCOM) / 12TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING (IEEE BIGDATASE), 2018, : 1484 - 1489
  • [5] Static and Dynamic Obfuscations of Scan Data Against Scan-Based Side-Channel Attacks
    Cui, Aijiao
    Luo, Yanhui
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2017, 12 (02) : 363 - 376
  • [6] Dynamically Changeable Secure Scan Architecture against Scan-Based Side Channel Attack
    Atobe, Yuta
    Shi, Youhua
    Yanagisawa, Masao
    Togawa, Nozomu
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 155 - 158
  • [7] Securing designs against scan-based side-channel attacks
    Lee, Jeremy
    Tehranipoor, Mohammad
    Patel, Chintan
    Plusquellic, Jim
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2007, 4 (04) : 325 - 336
  • [8] A New Countermeasure against Scan-Based Side-Channel Attacks
    Luo, Yanhui
    Cui, Aijiao
    Qu, Gang
    Li, Huawei
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1722 - 1725
  • [9] State-dependent Changeable Scan Architecture against Scan-based Side Channel Attacks
    Nara, Ryuta
    Atobe, Hiroshi
    Shi, Youhua
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1867 - 1870
  • [10] Preventing Scan-Based Side-Channel Attacks Through Key Masking
    Ahlawat, Satyadev
    Vaghani, Darshit
    Singh, Virendra
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 35 - 38