μSpider:: a CAD tool for efficient NoC design

被引：10
|
作者：
Evain, S [1 ]
Diguet, JP [1 ]
Houzet, D [1 ]
机构：
[1] UBS Univ, CNRS, FRE 2734, LESTER, F-56325 Lorient, France
来源：
22ND NORCHIP CONFERENCE, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/NORCHP.2004.1423862
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a generic router and a tool that allow the designer to easily and quickly customise a NoC in order to meet the requirements of a set of applications. Our router addresses what we consider as the main features of a realistic and useful NoC. Firstly, it supports the management of different levels quality of service (QoS) allowing guaranteed throughput service in addition to the classical best effort service. Secondly, it is associated to a CAD tool, which can fully configure and generate the NoC VHDL code at the RTL level. The paper presents the router architecture and its various custom characteristics as well as their impacts on the performance of the system.
引用
收藏
页码：218 / 221
页数：4
相关论文
共 50 条
  • [1] Efficient CAD tool for power electronics compensator design
    Martinez, C.
    Valdivia, V.
    Lazaro, A.
    Lourido, J.
    Quesada, I
    Lucena, C.
    Zumel, P.
    Barrado, A.
    [J]. 2010 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, 2010, : 4507 - 4513
  • [2] ACCURATE AND EFFICIENT CAD TOOL FOR THE DESIGN OF OPTIMUM PACKAGING FOR (M)MICS
    FARAJIDANA, R
    CHOW, YL
    [J]. IEE PROCEEDINGS-MICROWAVES ANTENNAS AND PROPAGATION, 1995, 142 (02) : 81 - 88
  • [3] NoC Emulation: A Tool and Design Flow for MPSoC
    Genko, Nicolas
    Atienza, David
    De Micheli, Giovanni
    Benini, Luca
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2007, 7 (04) : 42 - 51
  • [4] CAD Tool for PLL Design
    Siwiec, Krzysztof
    Borejko, Tomasz
    Pleskacz, Witold A.
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 283 - 286
  • [5] Design of Efficient NOC Router for Chip Multiprocessor
    Kiran
    Solanki, Kamna
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 853 - 856
  • [6] Adaptive VC Organization and Arbitration for Efficient NoC Design
    Oveis-Gharan, Masoud
    Khan, Gul N.
    [J]. 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), 2016, : 31 - 38
  • [7] A system-level perspective for efficient NoC design
    Kumar, Amit
    Agarwal, Niket
    Peh, Li-Shiuan
    Jha, Niraj K.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2590 - 2594
  • [8] An Efficient Low Power NoC Router Architecture Design
    Shenbagavalli, S.
    Karthikeyan, S.
    [J]. PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [9] Toward Better Layout Design in ASTRAN CAD Tool by Using an Efficient Transistor Folding
    Smaniotto, Gustavo H.
    Moreira, Matheus T.
    Ziesemer, Adriel M., Jr.
    Marques, Felipe S.
    da Rosa, Leomar S., Jr.
    [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 628 - 631
  • [10] DESIGN OF EXPERIMENTS AS A MICROWAVE CAD TOOL
    Naishadham, Krishna
    [J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2010, 52 (05) : 1020 - 1024
12345