共 50 条
- [1] Formal Verification of Analog Circuits in the Presence of Noise and Process Variation [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1309 - 1312
- [3] PATTERN-MATCHING IN PRESENCE OF VISUAL NOISE [J]. JOURNAL OF EXPERIMENTAL PSYCHOLOGY, 1961, 62 (04): : 372 - &
- [5] Performance Bound Analysis of Analog Circuits Considering Process Variations [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 310 - 315
- [7] Performance Bound and Yield Analysis for Analog Circuits under Process Variations [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 761 - 766
- [8] Sparse Statistical Model Inference for Analog Circuits under Process Variations [J]. 2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 449 - 454
- [9] Analysis of power supply noise in the presence of process variations [J]. IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (03): : 256 - 266