Low Complexity Embedded Compression Algorithm for Reduction of Memory Size and Bandwidth Requirements in the JPEG2000 Encoder

被引:11
|
作者
Son, Chang-Hoon [1 ]
Kim, Ji-Won [1 ]
Song, Sung-Gun [1 ]
Park, Seong-Mo [1 ]
Kim, Young-Min [1 ]
机构
[1] Chonnam Natl Univ, Dept Elect & Comp Engn, Kwangju, South Korea
关键词
Embedded compression; memory reduction; JPEG2000; discrete wavelet transform (DWT); VLSI ARCHITECTURE; SCHEME;
D O I
10.1109/TCE.2010.5681123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new and low-complexity embedded compression (EC) algorithm for the JPEG2000 encoder system is proposed to efficiently reduce memory requirements. The proposed EC algorithm is used to achieve a fixed compression ratio of 50% under the near-lossless-compression constraint. Through the EC technique, the memory requirement for intermediate low-frequency coefficients during multiple DWT stages can be reduced by a factor of 2 compared with direct implementation of the JPEG2000 encoder. By jointly considering the coding flow of both block-based 2D-DWT and bit-plane coders, the EC scheme combines an efficient quantization and simple entropy coder to reduce memory transaction bandwidth between DWT and bit-plane coder (BPC) to 50%. Furthermore, this EC reduces the size of code-block memory from DWT to BPC. Experiment results based on standard test image benchmarks show that our proposed EC algorithm presents only PSNR degradation of 1.05 dB on average when the target compression ratio is fixed at 50%. Our EC can be applicable to the JPEG2000 encoding system to save memory size and bandwidth requirements with minor picture quality degradation. The proposed EC algorithm is also computationally simple, reducing latency time and creating sufficient accessibility(1).
引用
收藏
页码:2421 / 2429
页数:9
相关论文
共 50 条
  • [1] An embedded compression algorithm integrated with Motion JPEG2000 system for reduction of off-chip video memory bandwidth
    Son, Chang Hoon
    Park, Seong Mo
    Kim, Young Min
    [J]. 2008 IEEE 8TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2008, : 571 - 576
  • [2] Embedded low complexity JPEG2000 videocoding system
    Schuchter, Arthur
    Uhl, Andreas
    [J]. 2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 77 - 82
  • [3] Efficient pipeline design of JPEG2000 encoder with low memory
    Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xi'an 710049, China
    [J]. Dianzi Yu Xinxi Xuebao, 2006, 4 (741-746):
  • [4] A high pipeline and low memory design of JPEG2000 encoder
    Mei, KZ
    Zheng, NN
    Liu, YH
    [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS 2005, 2005, : 315 - 319
  • [5] Hardware Implementation of JPEG2000 Encoder for Video Compression
    Jahaya, Bakkurudeen Ali
    Rehman, Attiq Ur
    Defilippis, Ivan
    [J]. ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1296 - +
  • [6] Low memory and low complexity VLSI implementation of JPEG2000 codec
    Huang, QP
    Zhou, RZ
    Hong, ZL
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (02) : 638 - 646
  • [7] Reduced memory requirements in modified JPEG2000 codec
    Lafruit, G
    Andreopoulos, Y
    Masschelein, B
    [J]. DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 219 - 226
  • [8] LOW COST ARCHITECTURE FOR JPEG2000 ENCODER WITHOUT CODE-BLOCK MEMORY
    Lin, Tsung-Ta
    Chiang, Jen-Shiun
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 137 - 140
  • [9] A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
    Li, YJ
    Elgamel, M
    Bayoumi, M
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5198 - 5201
  • [10] JPEG2000 encoder architecture design with fast EBCOT algorithm
    Tsai, TH
    Tsai, AT
    [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282