Thermal-Aware Design for Approximate DNN Accelerators

被引:9
|
作者
Zervakis, Georgios [1 ]
Anagnostopoulos, Iraklis [2 ]
Salamin, Sami [1 ]
Spantidi, Ourania [2 ]
Roman-Ballesteros, Isai [3 ]
Henkel, Joerg [1 ]
Amrouch, Hussam [3 ]
机构
[1] Karlsruhe Inst Technol KIT, Dept Comp Sci, Chair Embedded Syst CES, D-76131 Karlsruhe, Germany
[2] Southern Illinois Univ Carbondale, Sch Elect Comp & Biomed Engn, Carbondale, IL 62901 USA
[3] Univ Stuttgart, Elect Engn Fac, Chair Semicond Test & Reliabil STAR Comp Sci, D-70569 Stuttgart, Germany
关键词
Approximate computing; deep neural networks; neural processing unit; reliability; systolic MAC array; temperature; thermal design; VLSI; MULTIPLIERS;
D O I
10.1109/TC.2022.3141054
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent breakthroughs in Neural Networks (NNs) have made DNN accelerators ubiquitous and led to an ever-increasing quest on adopting them from Cloud to edge computing. However, state-of-the-art DNN accelerators pack immense computational power in a relatively confined area, inducing significant on-chip power densities that lead to intolerable thermal bottlenecks. Existing state of the art focuses on using approximate multipliers only to trade-off efficiency with inference accuracy. In this work, we present a thermal-aware approximate DNN accelerator design in which we additionally trade-off approximation with temperature effects towards designing DNN accelerators that satisfy tight temperature constraints. Using commercial multi-physics tool flows for heat simulations, we demonstrate how our thermal-aware approximate design reduces the temperature from 139 degrees C, in an accurate circuit, down to 79 degrees C. This enables DNN accelerators to fulfill tight thermal constraints, while still maximizing the performance and reducing the energy by around 75% with a negligible accuracy loss of merely 0.44% on average for a wide range of NN models. Furthermore, using physics-based transistor aging models, we demonstrate how reductions in voltage and temperature obtained by our approximate design considerably improve the circuit's reliability. Our approximate design exhibits around 40% less aging-induced degradation compared to the baseline design.
引用
收藏
页码:2687 / 2697
页数:11
相关论文
共 50 条
  • [1] Thermal-Aware Design Space Exploration of 3-D Systolic ML Accelerators
    Mathur, Rahul
    Kumar, Ajay Krishna Ananda
    John, Lizy
    Kulkarni, Jaydeep P.
    [J]. IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 70 - 78
  • [2] Rapid Emulation of Approximate DNN Accelerators
    Farahbakhsh, Amirreza
    Hosseini, Seyedmehdi
    Kachuee, Sajjad
    Sharilkhani, Mohammad
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [3] An Approximate Thermal-Aware Q-Routing for Optical NoCs
    Zhang, Wenfei
    Ye, Yaoyao
    [J]. PROCEEDINGS OF 2019 IEEE/ACM WORKSHOP ON PHOTONICS-OPTICS TECHNOLOGY ORIENTED NETWORKING, INFORMATION AND COMPUTING SYSTEMS (PHOTONICS2019), 2019, : 30 - 35
  • [4] Thermal-Aware Scratchpad Memory Design and Allocation
    Damavandpeyma, Morteza
    Stuijk, Sander
    Basten, Twan
    Geilen, Marc
    Corporaal, Henk
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 118 - 124
  • [5] Evaluation of thermal-aware design techniques for microprocessors
    Richardson, TD
    Xie, Y
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 62 - 65
  • [6] Positive/Negative Approximate Multipliers for DNN Accelerators
    Spantidi, Ourania
    Zervakis, Georgios
    Anagnostopoulos, Iraklis
    Amrouch, Hussain
    Henkel, Joerg
    [J]. 2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [7] Thermal-Aware Design and Simulation Approach for Optical NoCs
    Ye, Yaoyao
    Zhang, Wenfei
    Liu, Weichen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2384 - 2395
  • [8] Thermal-Aware Design and Flow for FPGA Performance Improvement
    Khaleghi, Behnam
    Rosing, Tajana Simunic
    [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 342 - 347
  • [9] Thermal-Aware Design Techniques for Nanometer CMOS Circuits
    Calimera, A.
    Duraisami, K.
    Sathanur, A.
    Sithambaram, P.
    Bahar, R. I.
    Macii, A.
    Macii, E.
    Poncino, M.
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 374 - 384
  • [10] AdaPT: Fast Emulation of Approximate DNN Accelerators in PyTorch
    Danopoulos, Dimitrios
    Zervakis, Georgios
    Siozios, Kostas
    Soudris, Dimitrios
    Henkel, Joerg
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (06) : 2074 - 2078