Chronos: A timing analyzer for embedded software

被引：104
|
作者：
Li, Xianfeng [2 ]
Liang, Yun [1 ]
Mitra, Tulika [1 ]
Roychoudhury, Abhik [1 ]
机构：
[1] Natl Univ Singapore, Dept Comp Sci, Singapore 117548, Singapore
[2] Peking Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
来源：
SCIENCE OF COMPUTER PROGRAMMING | 2007年 / 69卷 / 1-3期
关键词：
Worst Case Execution Time (WCET) analysis;
D O I：
10.1016/j.scico.2007.01.014
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Estimating the Worst Case Execution Time (WCET) of real-time embedded software is an important problem. WCET is defined as the upper bound b on the execution time of a program P on a processor X such that for any input the execution time of P on X is guaranteed to not exceed b. Such WCET estimates are crucial for schedulability analysis of real-time systems. In this paper, we present Chronos, a static analysis tool for generating WCET estimates of C programs. It performs detailed micro-architectural modeling to capture the timing effects of the underlying processor platform. Consequently, we can provide safe but tight WCET estimate of a given C program running on a complex modern processor. Chronos is an open-source distribution specifically suited to the needs of the research community. We support processor models captured by the popular SimpleScalar architectural simulator rather than targeting specific commercial processors. This makes the Chronos flexible, extensible and easily accessible to the researcher. (c) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码：56 / 67
页数：12
相关论文
共 50 条
  • [1] A software tool for the timing analysis of embedded software
    Luculli, G
    Sangiovanni-Vincentelli, A
    [J]. MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 754 - 757
  • [2] Static timing analysis of embedded software
    Malik, S
    Martonosi, R
    Li, YTS
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 147 - 152
  • [3] NEW SOFTWARE INCREASES CAPABILITIES OF LOGIC TIMING ANALYZER
    NEUDER, DL
    [J]. HEWLETT-PACKARD JOURNAL, 1984, 35 (02): : 32 - 38
  • [4] INTEGRATED TIMING ANALYZER SPEEDS HARDWARE AND SOFTWARE DEBUGGING
    DROHAN, R
    [J]. ELECTRONICS, 1983, 56 (25): : 131 - 134
  • [5] Timing analysis of embedded software for speculative processors
    Mitra, T
    Roychoudhury, A
    Li, XF
    [J]. ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 126 - 131
  • [6] Retargetable static timing analysis for embedded software
    Chen, KY
    Malik, S
    August, DI
    [J]. ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 39 - 44
  • [7] McAiT - A Timing Analyzer for Multicore Real-Time Software
    Lv, Mingsong
    Guan, Nan
    Deng, Qingxu
    Yu, Ge
    Yi, Wang
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, 2011, 6996 : 414 - 417
  • [8] A retargetable software timing analyzer using architecture description language
    Li, Xianfeng
    Roychoudhury, Abhik
    Mitra, Tulika
    Mishra, Prabhat
    Cheng, Xu
    [J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 396 - +
  • [9] Function Profiling for Embedded Software by Utilizing QEMU and Analyzer Tool
    Tran Van Dung
    Taniguchi, Ittetsu
    Hieda, Takuji
    Tomiyama, Hiroyuki
    [J]. 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1251 - 1254
  • [10] High-performance timing simulation of embedded software
    Schnerr, Juergen
    Bringmann, Oliver
    Viehl, Alexander
    Rosenstiel, Wolfgang
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 290 - +
12345