Dead-Time Distortion Shaping

被引:39
|
作者
Chierchie, Fernando [1 ]
Emilio Paolini, Eduardo [1 ,2 ]
Stefanazzi, Leandro [1 ]
机构
[1] Univ Nacl Sur, Dept Ingn Elect & Computadoras, Inst Invest Ingn Elect Alfredo Desages, RA-8000 Bahia Blanca, Buenos Aires, Argentina
[2] Comis Invest Cient Prov Buenos Aires, RA-1900 Buenos Aires, DF, Argentina
关键词
Dead-time; noise shaping (NS); pulsewidth modulation (PWM); time encoding; total harmonic distortion (THD); DIGITAL PWM; COMPENSATION; IMPLEMENTATION; ELIMINATION; INVERTER;
D O I
10.1109/TPEL.2018.2825218
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully digital algorithm to shape the spectrum of dead-time distortion in power inverters is presented. Dead-time is required to avoid short circuits of the power source by the legs of a power inverter due to the finite turn-ON and turn-OFF times of the switches. Dead-time modifies the pulsewidths of the pulsewidth modulated (PWM) signal causing high harmonic distortion. The proposed approach is based on the time-to-digital conversion of the pulsewidths at the output of the power stage and does not require to measure the sign of the current, which is the preferred approach for dead-time compensation algorithms. The effect of the parasitic capacitance of the switching device that distorts the switching waveform is also analyzed and corrected. Furthermore, the quantization noise produced by digital PWM is also reduced by the proposed approach and has a minimal computational cost. Hardware-in-the-loop simulations are provided to show the effectiveness of the proposed approach, and experimental results using an H-bridge voltage-source inverter are included. Aminimum total harmonic distortion plus noise (THD+N) of 0.027% was achieved for a 1-kHz input driving an inductive load.
引用
收藏
页码:53 / 63
页数:11
相关论文
共 50 条
  • [1] Dead-time distortion in fluorescence correlation measurements
    Nishimura, G
    Kinjo, M
    [J]. APPLIED OPTICS, 2005, 44 (17) : 3458 - 3467
  • [2] Elimination of Dead-time Distortion Using Time-Feedback
    Chierchie, Fernando
    Paolini, Eduardo E.
    [J]. 2017 XVII WORKSHOP ON INFORMATION PROCESSING AND CONTROL (RPIC), 2017,
  • [3] Dead-time distortion in generalized selective harmonic control
    Khaligh, Alireza
    Wells, Jason R.
    Chapman, Patrick L.
    Krein, Philip T.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (03) : 1511 - 1517
  • [4] Space Vector Analysis of Dead-Time Voltage Distortion in Multiphase Inverters
    Grandi, G.
    Loncarski, J.
    [J]. 2012 15TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (EPE/PEMC), 2012,
  • [5] DEAD-TIME CALIBRATOR
    ZIDEK, V
    PLCH, J
    [J]. NUCLEAR INSTRUMENTS & METHODS, 1974, 119 (02): : 247 - 249
  • [6] DEAD-TIME PROBLEMS
    MULLER, JW
    [J]. NUCLEAR INSTRUMENTS & METHODS, 1973, 112 (1-2): : 47 - 57
  • [7] A DEAD-TIME SIMULATOR
    ALSHAIKH, A
    SOLIMAN, JI
    [J]. TRANSACTIONS OF THE SOCIETY OF INSTRUMENT TECHNOLOGY, 1965, 17 (01): : 33 - &
  • [8] Robust tuning of dead-time compensators for processes with an integrator and long dead-time
    Normey-Rico, JE
    Camacho, EF
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1999, 44 (08) : 1597 - 1603
  • [9] Dead-time optimisation with reducing voltage distortion for nine-switch inverter
    Pahlavani, Mohamadreza Alizadeh
    Hasankiadeh, Meisam Sanatgar
    Lashak, Aref Bali
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (03) : 426 - 445
  • [10] Modeling the Effect of Parasitic Capacitances on the Dead-Time Distortion in Multilevel NPC Inverters
    Szwarc, Krzysztof Jakub
    Cichowski, Artur
    Nieznanski, Janusz
    Szczepankowski, Pawel
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,