IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen

被引:0
|
作者
Latif, Mohd Azman Abdul [1 ]
Ali, Noohul Basheer Zain [1 ]
Hussin, Fawnizu Azmadi [1 ]
机构
[1] Intel Corp, SoC Qual & Reliabil, George Town 11900, Malaysia
关键词
Process Variation; IDVP; NBTI; Infant Mortality;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Used materials, oxides thicknesses, and ultra-small channel lengths are contributors to the impact of well known reliability issue such as NBTI (Negative Bias Temperature Instability). This paper describes a case study using an Intra-Die Variation Probe (IDVP) test to screen out Infant Mortality (IM) failures. The approach is pursued by applying the learning of yield and reliability on 45 nm process technology for the System-On-A-Chip (SoC) products. Using this approach, the IDVP test is determined as a better reliability screen than the Electrical Test (E-Test), due to poor E-Test coverage in the Gross Failure Area (GFA). It has been revealed that the GFA only becomes visible after Burn In stress and we found that the IM failures are a mixture of post-stress Automated Test Equipment (ATE) failures. This approach will produce an outgoing level of quality that enables the 45 nm SoC products to reduce burn-in sampling in the production flow and will be proliferated to the 32 nm process technology products.
引用
收藏
页码:2055 / 2058
页数:4
相关论文
共 4 条
  • [1] Understanding and Alleviating Intra-Die and Intra-DIMM Parameter Variation in the Memory System
    Taassori, Meysam
    Shafiee, Ali
    Balasubramonian, Rajeev
    [J]. PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 217 - 224
  • [2] Efficient Smart Sampling based Full-Chip Leakage Analysis for Intra-Die Variation Considering State Dependence
    Veetil, Vineeth
    Sylvester, Dennis
    Blaauw, David
    Shah, Saumil
    Rochel, Steffen
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 154 - +
  • [3] Trading-Off On-Die Observability for Cache Minimum Supply Voltage Reduction in System-on-Chip (SoC) Processors
    Bowman, Keith
    Park, Alex
    Narayanan, Venkat
    Atallah, Francois
    Artieri, Alain
    Yoon, Sei Seung
    Yuen, Kendrick
    Hansquine, David
    [J]. 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [4] Towards the Integration of both ROM and RAM Functions Phase Change Memory Cells on a Single Die for System-On-Chip (SOC) Applications
    Lung, H. L.
    BrightSky, M.
    Chien, W. C.
    Wu, J. Y.
    Kim, S.
    Kim, W.
    Cheng, H. Y.
    Zhu, Y.
    Wang, T. Y.
    Cheek, R.
    Bruce, R.
    Lam, C.
    [J]. 2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,