InSight: An FPGA-Based Neuromorphic Computing System for Deep Neural Networks

被引:3
|
作者
Hong, Taeyang [1 ]
Kang, Yongshin [1 ]
Chung, Jaeyong [1 ]
机构
[1] Incheon Natl Univ, Dept Elect Engn, Incheon 22012, South Korea
关键词
deep learning; deep neural networks; efficient deep learning; neuromorphic computing system;
D O I
10.3390/jlpea10040036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deep neural networks have demonstrated impressive results in various cognitive tasks such as object detection and image classification. This paper describes a neuromorphic computing system that is designed from the ground up for energy-efficient evaluation of deep neural networks. The computing system consists of a non-conventional compiler, a neuromorphic hardware architecture, and a space-efficient microarchitecture that leverages existing integrated circuit design methodologies. The compiler takes a trained, feedforward network as input, compresses the weights linearly, and generates a time delay neural network reducing the number of connections significantly. The connections and units in the simplified network are mapped to silicon synapses and neurons. We demonstrate an implementation of the neuromorphic computing system based on a field-programmable gate array that performs image classification on the hand-wirtten 0 to 9 digits MNIST dataset with 99.37% accuracy consuming only 93uJ per image. For image classification on the colour images in 10 classes CIFAR-10 dataset, it achieves 83.43% accuracy at more than 11x higher energy-efficiency compared to a recent field-programmable gate array (FPGA)-based accelerator.
引用
收藏
页码:1 / 18
页数:18
相关论文
共 50 条
  • [1] FPGA-based neuromorphic computing system with a scalable routing network
    Wang, Dong
    Deng, Lei
    Tang, Pei
    Ma, Cheng
    Pei, Jing
    [J]. 2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [2] Implementation of FPGA-based Accelerator for Deep Neural Networks
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Sheu, Ming-Hwa
    [J]. 2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
  • [3] FPGA-based acceleration for binary neural networks in edge computing
    JinYu Zhan
    AnTai Yu
    Wei Jiang
    YongJia Yang
    XiaoNa Xie
    ZhengWei Chang
    JunHuan Yang
    [J]. Journal of Electronic Science and Technology., 2023, 21 (02) - 79
  • [4] FPGA-based acceleration for binary neural networks in edge computing
    Zhan, Jin-Yu
    Yu, An-Tai
    Jiang, Wei
    Yang, Yong-Jia
    Xie, Xiao-Na
    Chang, Zheng-Wei
    Yang, Jun-Huan
    [J]. Journal of Electronic Science and Technology, 2023, 21 (02)
  • [5] An FPGA-based Accelerator Implementation for Deep Convolutional Neural Networks
    Zhou, Yongmei
    Jiang, Jingfei
    [J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 829 - 832
  • [6] FPGA-based implementation of deep neural network using stochastic computing
    Nobari, Maedeh
    Jahanirad, Hadi
    [J]. APPLIED SOFT COMPUTING, 2023, 137
  • [7] Composite FPGA-based Accelerator for Deep Convolutional Neural Networks
    HuanZhang
    YuanYang
    YangXiao
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [8] Development, Implementation and Prospect of FPGA-Based Deep Neural Networks
    Jiao, Li-Cheng
    Sun, Qi-Gong
    Yang, Yu-Ting
    Feng, Yu-Xin
    Li, Xiu-Fang
    [J]. Jisuanji Xuebao/Chinese Journal of Computers, 2022, 45 (03): : 441 - 471
  • [9] A Novel FPGA-Based Intent Recognition System Utilizing Deep Recurrent Neural Networks
    Tsantikidou, Kyriaki
    Tampouratzis, Nikolaos
    Papaefstathiou, Ioannis
    [J]. ELECTRONICS, 2021, 10 (20)
  • [10] FPGA-based Accelerator for Deep Convolutional Neural Networks for the SPARK Environment
    Morcel, Raghid
    Ezzeddine, Mazen
    Akkary, Haitham
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD), 2016, : 126 - 133