High-throughput Dickson basis multiplier with a trinomial for lightweight cryptosystems

被引:2
|
作者
Chiou, Che Wun [1 ]
Lee, Cheng-Min [2 ]
Sun, Yuh-Sien [2 ]
Lee, Chiou-Yng [3 ,4 ]
Lin, Jim-Min [5 ]
机构
[1] Chien Hsin Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taoyuan 32097, Taiwan
[2] Chien Hsin Univ Sci & Technol, Dept Elect Engn, Taoyuan 32097, Taiwan
[3] Lunghwa Univ Sci & Technol, Dept Comp Informat, Taoyuan 33306, Taiwan
[4] Lunghwa Univ Sci & Technol, Network Engn, Taoyuan 33306, Taiwan
[5] Feng Chia Univ, Dept Informat Engn & Comp Sci, Network Engn, Taichung 407, Taiwan
来源
IET COMPUTERS AND DIGITAL TECHNIQUES | 2018年 / 12卷 / 05期
关键词
cryptography; digital signatures; high-throughput Dickson basis multiplier; trinomial; lightweight cryptosystems; high-throughput systolic Dickson basis multiplier; Gaussian normal basis; squaring operations; multiplication operations; SPACE COMPLEXITY MULTIPLICATION; PARALLEL MULTIPLIERS; BINARY FIELDS; BASES;
D O I
10.1049/iet-cdt.2017.0209
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this study, the authors propose a high-throughput systolic Dickson basis multiplier over GF(2(m)). Use of the Dickson basis seems promising when no Gaussian normal basis exists for the field, and it can easily carry out both squaring and multiplication operations. Many squaring operations and multiplications are needed when computing the digital signatures of elliptic curve digital signature algorithm. The proposed systolic Dickson basis multiplier can concurrently compute a great number of multiplications with a high-throughput rate, thereby substantially increasing the speed of computation for digital signatures.
引用
收藏
页码:187 / 191
页数:5
相关论文
共 50 条
  • [1] Low-complexity unidirectional systolic Dickson basis multiplier for lightweight cryptosystems
    Chiou, C. W.
    Sun, Y-S.
    Lee, C-M.
    Liou, J-Y.
    [J]. ELECTRONICS LETTERS, 2019, 55 (01) : 28 - 29
  • [2] Dickson basis multiplier with concurrent error detection against fault attacks for lightweight cryptosystems
    Chiou, Che Wun
    Sun, Yuh-Sien
    Liang, Che Wei
    Chen, Liang Yu
    Dai, Shih En
    To, Chen En
    Chien, Chen Che
    [J]. ELECTRONICS LETTERS, 2022, 58 (12) : 468 - 470
  • [3] Low-latency digit-serial dual basis multiplier for lightweight cryptosystems
    Chiou, Che Wun
    Lee, Chiou-Yng
    Lin, Jim-Min
    Yeh, Yun-Chi
    Pan, Jeng-Shyang
    [J]. IET INFORMATION SECURITY, 2017, 11 (06) : 301 - 311
  • [4] High-Throughput Polynomial Multiplier for Accelerating Saber on FPGA
    Cui, Yijun
    Zhang, Yuantuo
    Ni, Ziying
    Yu, Shichao
    Wang, Chenghua
    Liu, Weiqiang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3584 - 3588
  • [5] FPGA-based high-throughput Montgomery modular multipliers for RSA cryptosystems
    Xiao, Hao
    Yu, Sijia
    Cheng, Biqian
    Liu, Guangzhu
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (09):
  • [6] FPGA-based High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems
    Xiao, Hao
    Yu, Sijia
    Cheng, Biqian
    Liu, Guangzhu
    [J]. IEICE ELECTRONICS EXPRESS, 2022,
  • [7] Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems
    Kuang, Shiann-Rong
    Wang, Jiun-Ping
    Chang, Kai-Cheng
    Hsu, Huan-Wei
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 1999 - 2009
  • [8] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
    Wang, Zeyu
    Ikeda, Makoto
    [J]. IEICE ELECTRONICS EXPRESS, 2024,
  • [9] High-throughput and fully-pipelined ciphertext multiplier for homomorphic encryption
    Wang, Zeyu
    Ikeda, Makoto
    [J]. IEICE ELECTRONICS EXPRESS, 2024, 21 (06): : 1 - 6
  • [10] High-throughput Polynomial Multiplier Architecture for Lattice-based Cryptography
    Shimada, Taishin
    Ikeda, Makoto
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,