共 50 条
- [1] Automatic Partitioning of Stencil Computations on Heterogeneous Systems [J]. 2017 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), 2017, : 43 - 48
- [2] NUMA Aware Iterative Stencil Computations on Many-Core Systems [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2012, : 461 - 473
- [3] Multilevel parallelism optimization of stencil computations on SIMDlized NUMA architectures [J]. JOURNAL OF SUPERCOMPUTING, 2021, 77 (11): : 13584 - 13600
- [4] Multilevel parallelism optimization of stencil computations on SIMDlized NUMA architectures [J]. The Journal of Supercomputing, 2021, 77 : 13584 - 13600
- [5] Automatically Optimizing Stencil Computations on Many-Core NUMA Architectures [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2016, 2017, 10136 : 137 - 152
- [6] Islands-of-Cores Approach for Harnessing SMP/NUMA Architectures in Heterogeneous Stencil Computations [J]. PARALLEL COMPUTING TECHNOLOGIES (PACT 2017), 2017, 10421 : 351 - 364
- [7] Data access collection and data partitioning for NUMA architectures [J]. ADVANCES IN COMPUTATIONAL MECHANICS WITH HIGH PERFORMANCE COMPUTING, 1998, : 33 - 40
- [8] Strategy for data-flow synchronizations in stencil parallel computations on multi-/manycore systems [J]. JOURNAL OF SUPERCOMPUTING, 2018, 74 (04): : 1534 - 1546
- [9] Strategy for data-flow synchronizations in stencil parallel computations on multi-/manycore systems [J]. The Journal of Supercomputing, 2018, 74 : 1534 - 1546