A Compact Spice Model with Verilog-A for Phase Change Memory

被引：16

作者：

Cai Dao-Lin ^{[1
]}

Song Zhi-Tang ^{[1
]}

Li Xi ^{[1
]}

Chen Hou-Peng ^{[1
]}

Chen Xiao-Gang ^{[1
]}

机构：

[1] Chinese Acad Sci, Lab Nanotechnol, State Key Lab Funct Mat Informat, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China

来源：

CHINESE PHYSICS LETTERS | 2011年 / 28卷 / 01期

关键词：

PCRAM;

D O I：

10.1088/0256-307X/28/1/018501

中图分类号：

O4 [物理学];

学科分类号：

0702 ;

摘要：

A compact spice model of the phase change memory with the crystalline fraction as the switching by Verilog-A language is proposed and demonstrated. The model can simulate not only the resistance change by the different electrical pulse, but also the temperature profile and crystalline fraction during programming operation. The simulated resistance as a function of the amplitude of programming voltage pulses is in good agreement with the experimental data.

引用

页数：3

共 50 条

[1] Well-Posed Verilog-A Compact Model for Phase Change Memory
Kulkarni, Shruti R.
Kadetotad, Deepak Vinayak
Seo, Jac-sun
Rajendran, Bipin
[J]. 2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 369 - 373
[2] Verilog-A Model for Phase Change Memory Simulation
Kwong, K. C.
Li, Lin
He, Jin
Chan, Mansun
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 492 - 495
[3] Phase change memory modeling using Verilog-A
Liao, Yi-Bo
Chen, Yan-Kai
Chiang, Meng-Hsueh
[J]. BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 159 - +
[4] Comparison of ABM SPICE Library with Verilog-A for Compact CNTFET Model Implementation
Marani, Roberto
Gelao, Gennaro
Perri, Anna Gina
[J]. CURRENT NANOSCIENCE, 2012, 8 (04) : 556 - 565
[5] A compact Verilog-A model for Multi-Level-Cell Phase-change RAMs
Jo, Kwan-Hee
Bong, Ji-Hye
Min, Kyeong-Sik
Kang, Sung-Mo
[J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1414 - 1420
[6] Compact Model of a CBRAM Cell in Verilog-A
Reyboz, M.
Onkaraiah, S.
Palma, G.
Vianello, E.
Perniola, L.
[J]. 2012 12TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, 2012, : 94 - 97
[7] How to (and how not to) write a compact model in Verilog-A
Coram, GJ
[J]. BMAS 2004: IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION CONFERENCE - PROCEEDINGS, 2004, : 97 - 106
[8] A Verilog-A compact model for ESD protection NMOSTs
Li, JJ
Joshi, S
Rosenbaum, E
[J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 253 - 256
[9] SPICE Modeling in Verilog-A: Successes and Challenges
McAndrew, Colin C.
[J]. 2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 22 - 25
[10] Designing SRCOs by combining SPICE and Verilog-A
Tlelo-Cuautle, E.
Duarte-Villasenor, M.-A.
Garcia-Ortega, J.-M.
Sanchez-Lopez, C.
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (04) : 373 - 379

← 1 2 3 4 5 →