Self-aligned Ge nMOSFETs with gate-last process on GeOI platform

被引:0
|
作者
Zhang, Yi [1 ]
Han, Genquan [1 ]
Liu, Yan [1 ]
Liu, Huan [1 ]
Li, Jing [1 ]
Hao, Yue [1 ]
机构
[1] Xidian Univ, Sch Microelect, State Key Discipline Lab Wide Band Gap Semicond T, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the self-aligned Ge nMOSFETs with gate-last process on GeOI platform. Dummy gate was adopted to define the channel part, and source/drain part can be heavily doped, enabling the full cover of heavily doped area. Cyclic oxidation was used to reduce the Ge channel surface roughness, and AFM results indicated that the RMS for the final sample was down to 0.33nm. I-on/I-off ratio of 2.5 orders at V-g of 0.5V was obtained for the fabricated nMOSFET device, with channel length of Slim and channel width of 2 mu m. Electron mobility versus reverse charge curve results indicated that the Coulomb scattering centers degraded the I-on, thus further performance can be enhanced by optimizing the channel passivation process.
引用
收藏
页码:219 / 221
页数:3
相关论文
共 50 条
  • [1] Self-aligned gate-last process for quantum-well on insulator
    Cheng, Qi
    Wang, Zilun
    Shariar, Kazy
    Khandelwal, Sourabh
    Zeng, Yuping
    MICROELECTRONIC ENGINEERING, 2018, 191 : 42 - 47
  • [2] Self-Aligned, Gate-Last Process for Vertical InAs Nanowire MOSFETs on Si
    Berg, Martin
    Persson, Karl-Magnus
    Kilpi, Olli-Pekka
    Svensson, Johannes
    Lind, Erik
    Wernersson, Lars-Erik
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [3] A Self-Aligned Gate-Last Process Applied to All-III-V CMOS on Si
    Jonsson, Adam
    Svensson, Johannes
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (07) : 935 - 938
  • [4] Fabrication and Characterization of Gate-Last Self-Aligned AlN/GaN MISHEMTs With In Situ SiNx Gate Dielectric
    Lu, Xing
    Ma, Jun
    Jiang, Huaxing
    Liu, Chao
    Xu, Peiqiang
    Lau, Kei May
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) : 1862 - 1869
  • [5] Self-aligned gate-last enhancement- and depletion-mode AlN/GaN MOSHEMTs on Si
    Huang, Tongde
    Ma, Jun
    Lu, Xing
    Liu, Zhao Jun
    Zhu, Xueliang
    Lau, Kei May
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 11, NO 3-4, 2014, 11 (3-4): : 890 - 893
  • [6] High Transconductance Self-Aligned Gate-Last Surface Channel In0.53Ga0.47As MOSFET
    Egard, M.
    Ohlsson, L.
    Borg, B. M.
    Lenrick, F.
    Wallenberg, R.
    Wernersson, L. -E.
    Lind, E.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [7] Characteristics of aluminum substitution technology for self-aligned full metal gate nMOSFETs
    Mishima, Y
    Shido, H
    Kurahashi, T
    Nagata, T
    Naganuma, J
    Kudo, H
    Nakamura, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 962 - 966
  • [8] High-Frequency Performance of Self-Aligned Gate-Last Surface Channel In0.53Ga0.47As MOSFET
    Egard, Mikael
    Ohlsson, Lars
    Arlelid, Mats
    Persson, Karl-Magnus
    Borg, B. Mattias
    Lenrick, Filip
    Wallenberg, Reine
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 369 - 371
  • [9] GaN Nanowire Field Emitters with a Self-Aligned Gate Process
    Shih, Pao-Chuan
    Rughoobur, Girish
    Xiang, Peng
    Liu, Kai
    Cheng, Kai
    Akinwande, Akintunde, I
    Palacios, Tomas
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [10] A fabrication process for a silicon tunnel barrier with self-aligned gate
    Pennelli, G
    Piotto, M
    MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1559 - 1562