Cost minimization and workload balancing in printed circuit board assembly

被引:15
|
作者
Hillier, MS
Brandeau, ML
机构
[1] Univ Washington, Dept Management Sci, Seattle, WA 98195 USA
[2] Stanford Univ, Dept Management Sci & Engn, Stanford, CA 94305 USA
关键词
D O I
10.1080/07408170108936853
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We consider an operation assignment problem arising from a Printed Circuit (PC) board assembly process. The research was inspired by applications at Hewlett-Packard Company where hundreds of types of PC boards require the insertion of thousands of types of components. The components can be inserted manually or by automated insertion machines. The machines can only hold a limited number of different component types. We investigate how to assign the boards and components to the machines and manual process so as to minimize cost while at the same time balancing machine workloads. We first present a Binary Integer Program (BIP) formulation of the problem. We then develop optimality results that allow us to reduce significantly the size of the BIP. Using the improved BIP formulation, and upper bounds generated using a Cost Minimizing Workload Balancing (CMWB) heuristic that we develop, we show how branch-and-bound can be used to find optimal solutions to small and medium-sized problems in reasonable time. We also show that the CMWB heuristic finds solutions in seconds of CPU time that are within a few percent of optimal. In addition, the CMWB heuristic outperforms the heuristic that has been used at Hewlett-Packard, as well as the longest expected processing time heuristic. Although this paper specifically addresses a problem of partially-automated PC board assembly, the results apply to a more general set of problems, including job and tool assignment in flexible manufacturing systems, and general operation assignment problems.
引用
收藏
页码:547 / 557
页数:11
相关论文
共 50 条
  • [1] Workload balancing in printed circuit board assembly
    Emet, Stefan
    Knuutila, Timo
    Alhoniemi, Esa
    Maier, Michael
    Johnsson, Mika
    Nevalainen, Olli S.
    [J]. INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2010, 50 (9-12): : 1175 - 1182
  • [2] Workload balancing in printed circuit board assembly
    Stefan Emet
    Timo Knuutila
    Esa Alhoniemi
    Michael Maier
    Mika Johnsson
    Olli S. Nevalainen
    [J]. The International Journal of Advanced Manufacturing Technology, 2010, 50 : 1175 - 1182
  • [3] Balancing printed circuit board assembly line systems
    Lapierre, SD
    Debargis, L
    Soumis, F
    [J]. INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2000, 38 (16) : 3899 - 3911
  • [4] Workload planning in small lot printed circuit board assembly
    Gunther, HO
    Grunow, M
    Schorling, C
    [J]. OR SPEKTRUM, 1997, 19 (02) : 147 - 157
  • [5] Workload planning in small lot printed circuit board assembly
    Günther H.-O.
    Grunow M.
    Schorling C.
    [J]. Operations-Research-Spektrum, 1997, 19 (2) : 147 - 157
  • [6] A note on 'balancing printed circuit board assembly line systems'
    Duman, E
    [J]. INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2005, 43 (18) : 3955 - 3957
  • [7] Scheduling algorithms for computer-aided line balancing in printed circuit board assembly
    Häyrinen, T
    Johnsson, M
    Johtela, T
    Smed, J
    Nevalainen, O
    [J]. PRODUCTION PLANNING & CONTROL, 2000, 11 (05) : 497 - 510
  • [8] A GA-based solution approach for balancing printed circuit board assembly lines
    Osman Kulak
    Ihsan Onur Yilmaz
    Hans-Otto Günther
    [J]. OR Spectrum, 2008, 30 : 469 - 491
  • [9] A GA-based solution approach for balancing printed circuit board assembly lines
    Kulak, Osman
    Yilmaz, Ihsan Onur
    Guenther, Hans-Otto
    [J]. OR SPECTRUM, 2008, 30 (03) : 469 - 491
  • [10] WASTE MINIMIZATION FOR PRINTED-CIRCUIT BOARD MANUFACTURE
    CHANG, LY
    MCCOY, BJ
    [J]. HAZARDOUS WASTE & HAZARDOUS MATERIALS, 1990, 7 (03): : 293 - 318