A Method of Phase-locked loop Performance Testing

被引：0

作者：

Zhang, Ping ^{[1
]}

Zhang, Jianmin ^{[1
]}

Song, Yanmin ^{[1
]}

Xing, Zuocheng ^{[3
]}

Deng, Qinxue ^{[2
]}

机构：

[1] Tianjin Univ Technol & Educ, Sch Elect Engn, Tianjin, Peoples R China

[2] Xian Siyuan Univ, Comp Sch, Xian, Peoples R China

[3] Natl Univ Def Technol, Comp Sch, Changsha, Peoples R China

来源：

PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9 | 2009年

关键词：

Phase-locked loop; performance testing; test logics; hardware overheads;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In general, CPU may upgrade its frequency by the PLL (Phase-locked loop), but the cost of testing is very expensive for high frequency signals. This paper introduces the method that inserts test logics in the CPU to implement its PLL performance testing. It is very easy to implement, and reduces effectively test costs in the case of low hardware overheads. The result shows that the test logics can fulfill the PLL performance testing.

引用

页码：4885 / +

页数：2

共 50 条

[1] A METHOD FOR CALCULATING PHASE-LOCKED LOOP PERFORMANCE NEAR THRESHOLD
TAUSWORTHE, RC
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1967, CO15 (04): : 502 - +
[2] A novel method for, high-performance phase-locked loop
Woo, YS
Jang, YM
Sung, MY
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (01) : 53 - 63
[3] NOISE PERFORMANCE OF A GATED PHASE-LOCKED LOOP
MENGALI, U
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1973, AE59 (01) : 55 - 58
[4] A phase-locked loop
Shahruz, SM
REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
[5] A design method for digital phase-locked loop
Ru Jiyuan
Liu Yujia
Xue Wei
PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
[6] PHASE-LOCKED LOOP
MCLEAN, D
CONTROL, 1967, 11 (109): : 339 - &
[7] Analog Sensor Based Testing of Phase-Locked Loop Dynamic Performance Parameters
Hsiao, Sen-Wen
Wang, Xian
Chatterjee, Abhijit
2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 50 - 55
[8] IMPROVED PHASE-LOCKED LOOP PERFORMANCE WITH ADAPTIVE PHASE COMPARATORS
EIJSELENDOORN, J
DULK, RCD
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1982, 18 (03) : 323 - 332
[9] ON EQUIVALENCE IN PERFORMANCE OF SEVERAL PHASE-LOCKED LOOP CONFIGURATIONS
SIMON, MK
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1970, CO18 (04): : 449 - &
[10] Performance of phase-locked loop receiver in DECT system
Ekvetchavit, T
Zvonar, Z
ELECTRONICS LETTERS, 1998, 34 (19) : 1824 - 1826

← 1 2 3 4 5 →