Dynamic Voltage Assignment for Thermal-Constrained Task Scheduler on 3D Multi-Core Processors

被引:0
|
作者
Liao, Chien-Hui [1 ]
Lin, Yu-Ze [2 ]
Wen, Charles H. -P. [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Elect & Comp Engn, Hsinchu 30010, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Thermal-constrained task scheduler for throughput optimization on 3D multi-core processors (3D-MCPs) has been studied extensively. Most task scheduler focused on thermal-aware task allocation to reduce hotspots, thereby maximizing throughput under thermal constraints. Rather than focusing on the thermal-aware task allocation as previous work does, this work targets on the voltage assignment. In this paper, dynamic voltage assignment is proposed to pre-emptively assign different voltage levels to cores frequently for reducing temperature increase in 3D-MCPs. Experimental results show that two previous task schedulers integrated with the proposed dynamic voltage assignment can lower hotspot occurrences by 62.31% and 59.09%, and improve throughput by 18.28% and 18.35%, respectively. As a result, task schedulers integrated with the proposed dynamic voltage assignment can be more effective to reduce occurrences of hotspots and optimize throughput for 3D-MCPs under thermal constraints.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] An Online Thermal-Constrained Task Scheduler for 3D Multi-Core Processors
    Liao, Chien-Hui
    Wen, Charles H. -P.
    Chakrabarty, Krishnendu
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 351 - 356
  • [2] An Online Thermal-Pattern-Aware Task Scheduler in 3D Multi-Core Processors
    Liao, Chien-Hui
    Wen, Charles H. -P.
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (12): : 2901 - 2910
  • [3] Runtime Temperature-Based Power Estimation for Optimizing Throughput of Thermal-Constrained Multi-Core Processors
    Oh, Dongkeun
    Kim, Nam Sung
    Chen, Charlie Chung Ping
    Davoodi, Azadeh
    Hu, Yu Hen
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 583 - +
  • [4] Analyzing Impact of Multiple ABB and AVS Domains on Throughput of Power and Thermal-Constrained Multi-Core Processors
    Lee, Jungseob
    Zhou, Shi-Ting
    Kim, Nam Sung
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 226 - 231
  • [5] Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors
    Choi, Hong Jun
    Park, Young Jin
    Lee, Hsien-Hsin
    Kim, Cheol Hong
    [J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2012, PT IV, 2012, 7336 : 602 - 612
  • [6] The Impact of Liquid Cooling on 3D Multi-Core Processors
    Jang, Hyung Beom
    Yoon, Ikroh
    Kim, Cheol Hong
    Shin, Seungwon
    Chung, Sung Woo
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 472 - +
  • [7] Thermal-Aware Floorplan Schemes for Reliable 3D Multi-core Processors
    Son, Dong Oh
    Park, Young Jin
    Ahn, Jin Woo
    Park, Jae Hyung
    Kim, Jong Myon
    Kim, Cheol Hong
    [J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2011, PT II, 2011, 6783 : 463 - 474
  • [8] Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization
    Liao, Chien-Hui
    Wen, Charles H. -P.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2719 - 2723
  • [9] Thermal-constrained energy efficient real-time scheduling on multi-core platforms
    Sha, Shi
    Wen, Wujie
    Chaparro-Baquero, Gustavo A.
    Quan, Gang
    [J]. PARALLEL COMPUTING, 2019, 85 : 231 - 242
  • [10] Effective Thermal Control Techniques for Liquid-Cooled 3D Multi-Core Processors
    Hu, Yue
    Chen, Shaoming
    Peng, Lu
    Song, Edward
    Choi, Jin-Woo
    [J]. PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 8 - 15