Performance Verification of Folded-cascode Amplifiers Built from Nanowire Transistors

被引:0
|
作者
Juanda, Ye Shuqin [1 ]
Bernal, Olivier D. [1 ]
Je, Minkyu [1 ]
Chen, Zhiming [1 ]
机构
[1] ASTAR, Integrated Circuits & Syst Lab, Inst Microelect, Singapore, Singapore
关键词
Nanowire (NW) transistors; gate-all-around (GAA) transistors;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, this paper investigates the plausibility of building analog amplifiers from nanowire (NW) transistors and verifies their performances. First, since the models for nanowire transistors have not been developed yet, drain current formulae are fitted into conventional and 1.8 Power Law models for single transistors. Second, open-loop gain of one folded-cascode amplifier is obtained from the measured closed-loop gain with power supply of 1.5V and DC bias current of 1 mu A and open-loop gain is also calculated using the developed formulae, which verifies the measurement result. Third, the lowest supply voltage of 0.75V is obtained for another two-stage folded-cascode amplifier. Although more work still needs to be done in this area, the results show a promising future in analog applications of NW transistors.
引用
收藏
页码:331 / 335
页数:5
相关论文
共 13 条
  • [1] Slew rate enhancement method for folded-cascode amplifiers
    Rezaei, M.
    Zhian-Tabasy, E.
    Ashtiani, S. J.
    ELECTRONICS LETTERS, 2008, 44 (21) : 1226 - 1227
  • [2] Improving the high-frequency response of the folded-cascode amplifiers
    SilvaMartinez, J
    CarretoCastro, F
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 500 - 503
  • [3] RHBD Technique for Single-Event Charge Cancellation in Folded-Cascode Amplifiers
    Atkinson, Nicholas M.
    Blaine, Raymond W.
    Kauppila, Jeffrey S.
    Armstrong, Sarah E.
    Loveless, T. Daniel
    Hooten, Nicholas C.
    Holman, W. Timothy
    Massengill, Lloyd W.
    Warner, Jeffrey H.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (04) : 2756 - 2761
  • [4] Design of high performance folded-cascode operational amplifier
    Zhang, Y.
    Mei, J. S.
    Zheng, G. X.
    INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 437 - 440
  • [5] Performance Enhancement of a Subthreshold MOS Folded-Cascode OTA Using Enhanced Lateral BJT Input Stage
    Sawigun, Chutham
    Pawarangkoon, Prajuab
    2017 14TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2017, : 710 - 713
  • [6] High Performance Carbon Nanotube based Folded Cascode Operational Transconductance Amplifiers
    Nizamuddin, M.
    Loan, Sajad A.
    Murshid, Asim M.
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2017, : 32 - 35
  • [7] Design of a fully differential gain-boosted folded-cascode op amp with settling performance optimization
    Su Li
    Qiu Yulin
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 441 - 444
  • [8] An evolutionary-based design methodology for performance enhancement of a folded-cascode OTA using symbiotic organisms search algorithm and gm/IDtechnique
    Panda, Madhusmita
    Patnaik, Santosh Kumar
    Mal, Ashis Kumar
    Ghosh, Sumalya
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 215 - 227
  • [9] An evolutionary-based design methodology for performance enhancement of a folded-cascode OTA using symbiotic organisms search algorithm and gm/ID technique
    Madhusmita Panda
    Santosh Kumar Patnaik
    Ashis Kumar Mal
    Sumalya Ghosh
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 215 - 227
  • [10] Analog Performance of Short-Channel Asymmetric Self-Cascode of Junctionless Nanowire nMOS Transistors
    de Souza, M.
    Doria, R. T.
    Trevisoli, R.
    Pavanello, M. A.
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,