A novel P-channel nitride-trapping nonvolatile memory device with excellent reliability properties

被引:3
|
作者
Lue, HT [1 ]
Hsieh, KY [1 ]
Liu, R [1 ]
Lu, CY [1 ]
机构
[1] Macronix Int Co Ltd, Emerging Cent Lab, Hsinchu 300, Taiwan
关键词
band-to-band tunneling induced hot-electron (BTBTHE); NROM; nitride trapping; P-channel; SONOS;
D O I
10.1109/LED.2005.852742
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel P-channel nitride trapping nonvolatile memory device is studied. The device uses a P+-poly gate to reduce gate injection during channel erase, and a relatively thick tunnel oxide (> 5 nm) to prevent charge loss. The programming is carried out by low-power band-to-band tunneling induced hot-electron (BTBTHE) injection. For the erase, self-convergent channel erase is used to expel the electrons out of nitride. Experimental results show that this p-channel device is immune to read disturb due to the large potential barrier for hole tunneling. Excellent P/E cycling endurance and retention properties are demonstrated. This p-channel device shows potential for high-density NAND-type array application with high-programming throughput (> 10 Mb/sec).
引用
收藏
页码:583 / 585
页数:3
相关论文
共 50 条
  • [1] A scalable novel p-channel nonvolatile memory cell
    Huang, CJ
    Liu, YC
    2005 Non-Volatile Memory Technology Symposium, Proceedings, 2005, : 11 - 14
  • [2] Novel soft erase and re-fill methods for a P+-poly gate nitride-trapping non-volatile memory device with excellent endurance and retention properties
    Lue, HT
    Shih, YH
    Hsieh, KY
    Liu, R
    Lu, CY
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 168 - 174
  • [3] Enhanced Programming and Erasing Speeds in P-Channel Charge-Trapping Flash Memory Device With SiGe Buried Channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Cheng, Jen-Wei
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1264 - 1266
  • [4] Different approaches for reliability enhancement of p-channel flash memory
    Chung, SS
    Chen, YJ
    Tsai, AW
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 641 - 642
  • [5] A novel p-channel dual action device for HVIC
    Watabe, K
    Akiyama, H
    Terashima, T
    Okada, M
    Nobuto, S
    Yamawaki, M
    Asai, S
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 147 - 150
  • [6] JVD silicon nitride as tunnel dielectric in p-channel flash memory
    She, M
    King, TJ
    Hu, CM
    Zhu, WJ
    Luo, ZJ
    Han, JP
    Ma, TP
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (02) : 91 - 93
  • [7] A Novel Confined Nitride-Trapping Layer Device for 3-D NAND Flash With Robust Retention Performances
    Fu, Chung-Hao
    Lue, Hang-Ting
    Hsu, Tzu-Hsuan
    Chen, Wei-Chen
    Lee, Guan-Ru
    Chiu, Chia-Jung
    Wang, Keh-Chung
    Lu, Chih-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 989 - 994
  • [8] A Novel Confined Nitride-Trapping Layer Device for 3D NAND Flash with Robust Retention Performances
    Fu, Chung-Hao
    Lue, Hang-Ting
    Hsu, Tzu-Hsuan
    Chen, Wei-Chen
    Lee, Guan-Ru
    Chiu, Chia-Jung
    Wang, Keh-Chung
    Lu, Chih-Yuan
    2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T212 - T213
  • [9] Formation of iridium nanocrystals with highly thermal stability for the applications of nonvolatile memory device with excellent trapping ability
    Wang, Terry Tai-Jui
    Chu, Chang-Lung
    Hsieh, Ing-Jar
    Tseng, Wen-Shou
    APPLIED PHYSICS LETTERS, 2010, 97 (14)
  • [10] Performance Enhancement on p-Channel Charge-Trapping Flash Memory Device With Epitaxial Si/Ge Super-Lattice Channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Cheng, Jen-Wei
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 587 - 589