Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation induced by tunnel leakage current

被引:60
|
作者
Koh, M [1 ]
Mizubayashi, W
Iwamoto, K
Murakami, H
Ono, T
Tsuno, M
Mihara, T
Shibahara, K
Miyazaki, S
Hirose, M
机构
[1] Hiroshima Univ, Res Ctr Nanodevices & Syst, Higashihiroshima 7398527, Japan
[2] Hiroshima Univ, Dept Elect Engn, Higashihiroshima 7398527, Japan
关键词
device scaling; MOSFET; tunnel current; ultrathin gate oxides;
D O I
10.1109/16.902724
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on a new roadblock which will limit the gate oxide thickness scaling of MOSFETs. It is found that statistical distribution of direct tunnel leakage current through 1.2 to 2.8 nm thick gate oxides induces significant fluctuations in the threshold voltage and transconductance when the gate oxide tunnel resistance becomes comparable to gate poly-Si resistance. By calculating the measured tunnel current based on multiple scattering theory, it is shown that the device characteristics fluctuations will be problematic when the gate oxide thickness is scaled down to less than 1 nm.
引用
收藏
页码:259 / 264
页数:6
相关论文
共 19 条
  • [1] An Anomalous Correlation between Gate Leakage Current and Threshold Voltage Fluctuation in Advanced MOSFETs
    Liu, Zihong
    Chang, Paul
    Yu, Xiaojun
    Deng, Jie
    Han, Shu-Jen
    Shahidi, Ghavam
    Haensch, Wilfried
    Rim, Ken
    [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [2] Threshold voltage fluctuation induced by direct tunnel leakage current through 1.2-2.8 nm thick gate oxides for scaled MOSFETs
    Koh, M
    Iwamoto, K
    Mizubayashi, W
    Murakami, H
    Ono, T
    Tsuno, M
    Mihara, T
    Shibahara, K
    Yokoyama, S
    Miyazaki, S
    Miura, MM
    Hirose, M
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 919 - 922
  • [3] Fundamental limit of gate oxide thickness scaling in advanced MOSFETs
    Hirose, M
    Koh, M
    Mizubayashi, W
    Murakami, H
    Shibahara, K
    Miyazaki, S
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (05) : 485 - 490
  • [4] Suppression of stand-by tunnel current in ultra-thin gate oxide MOSFETs by dual oxide thickness-multiple threshold voltage CMOS (DOT-MTCMOS)
    Inukai, Takashi
    Hiramoto, Toshiro
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2287 - 2290
  • [5] Suppression of stand-by tunnel current in ultra-thin gate oxide MOSFETs by dual oxide thickness-multiple threshold voltage CMOS (DOT-MTCMOS)
    Inukai, T
    Hiramoto, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2287 - 2290
  • [6] Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations
    Asenov, A
    Kaya, S
    Davies, JH
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 112 - 119
  • [7] Stress-induced Leakage Current due to charging damage: Gate oxide thickness and gate poly-Si etching condition dependence
    Park, DG
    Kennard, M
    Melaku, Y
    Benjamin, N
    King, TJ
    Hu, CM
    [J]. 1998 3RD INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1998, : 56 - 59
  • [8] Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current
    Liu, Zhiyu
    Kursun, Volkan
    [J]. MICROELECTRONICS JOURNAL, 2006, 37 (08) : 812 - 820
  • [9] Leakage current due to plasma induced damage in thin gate oxide MOS transistors
    Sridharan, A
    Oh, J
    Werking, J
    Brozek, T
    Viswanathan, CR
    [J]. 1997 2ND INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1997, : 29 - 32
  • [10] Semiconductor thickness and back-gate voltage effects on the gate tunnel current in the MOS/SOI system with an ultrathin oxide
    Majkusiak, B
    Badri, MH
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2347 - 2351