Dielectrics and Metal Stack Engineering for Multilevel Resistive Random-Access Memory

被引:3
|
作者
Misra, D. [1 ]
Zhao, P. [1 ]
Triyoso, D. H. [2 ]
Kaushik, V. [3 ]
Tapily, K. [2 ]
Clark, R. D. [2 ]
Consiglio, S. [2 ]
Hakamata, T. [2 ]
Wajda, C. S. [2 ]
Leusink, G. J. [2 ]
机构
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
[2] America LLC, TEL Technol Ctr, Albany, NY 12203 USA
[3] SUNY Poly, CNSE, Utica, NY 12203 USA
关键词
Dielectrics; High-k; ReRAM; HfO2; Electronic films; Memory; BREAKDOWN;
D O I
10.1149/2162-8777/ab9dc5
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this work, we have fabricated and evaluated a HfO2/Al(2)O(3)bilayer structure for a two-terminal ReRAM device to have multiple resistance states as a function of compliance current (CC). Reduced power consumption was observed when the Al(2)O(3)buffer layer was placed between the top electrode and the HfO(2)layer as compared to when it is embedded between the HfO(2)layer and the bottom electrode. Gradual resistance change capability was observed with varying CC. It was demonstrated that the presence of oxygen vacancies closer to the top electrode reduces the switching energy. Decreasing the thickness of the Al(2)O(3)buffer layer, near the bottom electrode, increases the switching power requirement. It was also observed that the switching energy requirement could be altered by modifying the deposition process of the top metal layer.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Graphene band engineering for resistive random-access memory application
    Koohzadi, Pooria
    Ahmadi, Mohammad Taghi
    Karamdel, Javad
    Truong Khang Nguyen
    [J]. INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2020, 34 (18):
  • [2] Coding for Resistive Random-Access Memory Channels
    Song, Guanghui
    Cai, Kui
    Zhong, Xingwei
    Yu, Jiang
    Cheng, Jun
    [J]. 2020 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2020,
  • [3] Carrier Transport and Multilevel Switching Mechanism for Chromium Oxide Resistive Random-Access Memory
    Chen, Shih-Cheng
    Chang, Ting-Chang
    Chen, Shih-Yang
    Li, Hung-Wei
    Tsai, Yu-Ting
    Chen, Chi-Wen
    Sze, S. M.
    Yeh, Fon-Shan
    Tai, Ya-Hsiang
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (02) : H103 - H106
  • [4] Stretchable and Wearable Resistive Switching Random-Access Memory
    Shi, Qiuwei
    Wang, Jiangxin
    Aziz, Izzat
    Lee, Pooi See
    [J]. ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (07)
  • [5] HReRAM: A Hybrid Reconfigurable Resistive Random-Access Memory
    Lastras-Montano, Miguel Angel
    Ghofrani, Amirali
    Cheng, Kwang-Ting
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1299 - 1304
  • [6] Resistive random-access memory based on ratioed memristors
    Lastras-Montano, Miguel Angel
    Cheng, Kwang-Ting
    [J]. NATURE ELECTRONICS, 2018, 1 (08): : 466 - 472
  • [7] Resistive random-access memory based on ratioed memristors
    Miguel Angel Lastras-Montaño
    Kwang-Ting Cheng
    [J]. Nature Electronics, 2018, 1 : 466 - 472
  • [8] AN APPLICATIVE RANDOM-ACCESS STACK
    MYERS, EW
    [J]. INFORMATION PROCESSING LETTERS, 1983, 17 (05) : 241 - 248
  • [9] A compute-in-memory chip based on resistive random-access memory
    Weier Wan
    Rajkumar Kubendran
    Clemens Schaefer
    Sukru Burc Eryilmaz
    Wenqiang Zhang
    Dabin Wu
    Stephen Deiss
    Priyanka Raina
    He Qian
    Bin Gao
    Siddharth Joshi
    Huaqiang Wu
    H.-S. Philip Wong
    Gert Cauwenberghs
    [J]. Nature, 2022, 608 : 504 - 512
  • [10] A compute-in-memory chip based on resistive random-access memory
    Wan, Weier
    Kubendran, Rajkumar
    Schaefer, Clemens
    Eryilmaz, Sukru Burc
    Zhang, Wenqiang
    Wu, Dabin
    Deiss, Stephen
    Raina, Priyanka
    Qian, He
    Gao, Bin
    Joshi, Siddharth
    Wu, Huaqiang
    Wong, H-S Philip
    Cauwenberghs, Gert
    [J]. NATURE, 2022, 608 (7923) : 504 - +