Analog Control (Front-End) Design of RFID Tag in 0.35 μm CMOS Technology

被引:0
|
作者
Afandi, Hamzah [1 ]
Wibowo, Eri Prasetyo [1 ]
Darwis [1 ]
Musa, P. [1 ]
Purnomo, Joko [1 ]
机构
[1] Gunadarma Univ, Jalan Margonda Raya 100, Depok, Indonesia
关键词
component; RFID; tag; 0.35 mu m CMOS technology; 13.56; MHz;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The RFID (Radio Frequency Identification) can be defined as Automatic identification technology which uses radio-frequency electromagnetic fields to identify objects carrying tags when they come close to a machine reader. In this paper authors designed the analog part using frequency 13.56 MHz in the RFID tag, includes a rectifier, demodulator and modulator. The first part a method of rectifier cascade combines multiple cells to obtain voltage doublers which used source of voltage on other components, the second part we call demodulator. Demodulator uses two stage of comparator that detects bias negative voltage, and the last part modulation used Amplitude Shift Keying (ASK) modulation. In this paper using 0.35 mu m CMOS technology to design RFID tag. The research goals purpose to design the analog part of the RFID tags are biased to function well as it should.
引用
收藏
页码:14 / 17
页数:4
相关论文
共 50 条
  • [1] Design Analog Buffering on The multiplexer in RFID sensor tag with CMOS Technology 0.35 μm
    Nur'ainingsih, Dyah
    Afandi, Hamzah
    Wibowo, Eri Prasetyo
    Soerowirdjo, Busono
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND MECHATRONICS, 2016, 34 : 18 - 21
  • [2] A Design of Analog Front-end for Passive UHF RFID Tag
    Hassouni, Smail
    Qjidaa, Hassan
    [J]. 2014 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS), 2014, : 1314 - 1317
  • [3] Design and anaylsis of a 2.5-Gbps optical receiver analog front-end in a 0.35-μm digital CMOS technology
    Chen, Wei-Zen
    Lu, Chao-Hsin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (05) : 977 - 983
  • [4] Design and anaylsis of A 2.5-Gbps optical receiver analog front-end in a 0.35-μm digital CMOS technology
    Chen, Wei-Zen
    Lu, Chao-Hsin
    [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2006, 53 (05): : 977 - 983
  • [5] A CMOS Low Frequency Analog RFID Front-End for the IoT
    Zuriarrain, X.
    Beriain, A.
    Bistue, G.
    del Rio, D.
    Berenguer, R.
    Solar, H.
    Sosa, J.
    Montiel-Nelson, J. A.
    [J]. 2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
  • [6] Design And Implementation of an Analog Front-End Circuit for Semi-Passive HF RFID Tag
    Zou Xuecheng
    Lin Huan
    Lin Hui
    Liu Dongsheng
    Guo Liang
    Yao Ke
    [J]. 2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 389 - 392
  • [7] Design of Analog Front End of Passive UHF RFID Tag
    Wu, Zejun
    Huang, Jinfeng
    Shen, Jinpeng
    Feng, Xiaoxing
    Wang, Xin'an
    [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 818 - 821
  • [8] A 0.35 μm CMOS DCS front-end with fully integrated VCO
    Cijvat, E
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1595 - 1598
  • [9] ECG Analog Front-End in 180 nm CMOS Technology
    Udupa, Sharanya S.
    Sushma, P. S.
    Chaithra
    [J]. 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 327 - 330
  • [10] Design of 10 GHz CMOS Optoelectronic Receiver Analog Front-End in Low-Cost 0.18 μm CMOS Technology
    Chen, Xiangyu
    Takahashi, Yasuhuiro
    [J]. 2019 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2019,