共 50 条
- [1] Design Analog Buffering on The multiplexer in RFID sensor tag with CMOS Technology 0.35 μm [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND MECHATRONICS, 2016, 34 : 18 - 21
- [2] A Design of Analog Front-end for Passive UHF RFID Tag [J]. 2014 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS), 2014, : 1314 - 1317
- [4] Design and anaylsis of A 2.5-Gbps optical receiver analog front-end in a 0.35-μm digital CMOS technology [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2006, 53 (05): : 977 - 983
- [5] A CMOS Low Frequency Analog RFID Front-End for the IoT [J]. 2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
- [6] Design And Implementation of an Analog Front-End Circuit for Semi-Passive HF RFID Tag [J]. 2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 389 - 392
- [7] Design of Analog Front End of Passive UHF RFID Tag [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 818 - 821
- [8] A 0.35 μm CMOS DCS front-end with fully integrated VCO [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1595 - 1598
- [9] ECG Analog Front-End in 180 nm CMOS Technology [J]. 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 327 - 330
- [10] Design of 10 GHz CMOS Optoelectronic Receiver Analog Front-End in Low-Cost 0.18 μm CMOS Technology [J]. 2019 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2019,