A Monolithic 32-Channel Front End and DSP ASIC for Gaseous Detectors

Conseil Europeen pour la Recherche Nucleaire is currently undergoing a major upgrade within the A Large Ion Collider Experiment (ALICE) detectors, one of the four main experiments at the Large Hadron Collider (LHC) accelerator. The LHC luminosity will increase making the heavy ions collision rate rise from 500 Hz to 50 kHz. Both the time projection chamber (TPC) and muon chamber (MCH) detectors demand a new and faster readout electronics, which support continuous readout to cope with this higher rate. This paper presents the serialized analog-digital multipurpose application-specific integrated circuit (ASIC) (SAMPA) integrated circuit for upgrading the TPC and MCH front-end and signal processing of charge induced signals, addressing the higher data rate specification. The SAMPA comprises 32 equal channels, twice the present ALICE TPC readout circuitry capacity. Each channel is composed of a positive/negative polarity charge sensitive amplifiers, a pulse shaper, and a 10-bit analog-to-digital converter. It also integrates a full custom digital signal processor, which receives the data from 32 channels, compensate signal perturbations or distortion through several filters and transmits the processed data. Designed for Taiwan Semiconductor Manufacturing Company 130-nm CMOS process, the manufactured chip occupies an area of approximately 85 mm(2) and consumes about 8.3 mW per channel at a nominal voltage supply of 1.25 V. The SAMPA is silicon proven and the experimental test results have confirmed its functionality and suitability for the ALICE Upgrade (2019-2020).