The realization of uniform and reliable intrinsic gettering in 200mm p- and p/p- wafers for a low thermal budget 0.18μm advanced CMOS logic process

被引:2
|
作者
Binns, MJ
Banerjee, A
Wise, R
Myers, DJ
McKenna, TA
机构
[1] MEMC Elect Mat Inc, St Peters, MO 63376 USA
[2] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
bulk microdefects; denuded zones; gettering in 300mm wafers; intrinsic gettering; MDZ (R); metallic contamination; oxygen precipitation;
D O I
10.4028/www.scientific.net/SSP.82-84.387
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
P- polished and P/P- epitaxial wafers with and without an MDZ (R) (Magic Denuded Zone) heat-treatment have been processed through a low thermal budget 0.18 mum advanced CMOS Logic process. Measurements at key stages in the process clearly demonstrate that very little precipitation (below detection limit) occurs in the standard P- or P/P- wafers. In contrast, very uniform precipitation with consistent BMD (bulk micro-defect) and PFZ (precipitate-free zones) are observed for wafers that received the prior MDZ (R) heat-treatment. This was demonstrated by subjecting the wafers to an additional 16 hour 1000 degreesC anneal designed to grow precipitates to a size where they become detectable by the cleave and etch technique. In addition, nickel haze gettering tests clearly demonstrated that reliable gettering of nickel (up to 4x10(16) cm(-2)) could be obtained early in the device process for wafers which received the MDZ (R) heat-treatment without the need for the additional 16 hour 1000 degreesC anneal. However, nickel haze was observed for standard P- polished and P/P- epitaxial wafers even at the end of the process indicating the complete lack of any intrinsic gettering.
引用
收藏
页码:387 / 392
页数:6
相关论文
共 4 条
  • [1] Effective intrinsic gettering for 200mm and 300mm P/P- wafers in a low thermal budget 0.13μm advanced CMOS logic process
    Binns, MJ
    Bertolini, S
    Wise, R
    Myers, DJ
    McKenna, TA
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 647 - 657
  • [2] 0.12 μm P-MOSFETs with high-K and metal gate fabricated in a Si process line on 200mm GeOI wafers
    Le Royer, C.
    Clavelier, L.
    Tabone, C.
    Deguet, C.
    Sanchez, L.
    Hartmann, J. -M.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 458 - 461
  • [3] Experimental Realization of Complementary p- and n- Tunnel FinFETs with Subthreshold Slopes of less than 60 mV/decade and Very Low (pA/μm) Off-Current on a Si CMOS Platform
    Morita, Y.
    Mori, T.
    Fukuda, K.
    Mizubayashi, W.
    Migita, S.
    Matsukawa, T.
    Endo, K.
    O'uchi, S.
    Liu, Y.
    Masahara, M.
    Ota, H.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [4] A X-band frequency synthesizer with 2-bit control mode is implemented in standard 0.18-μm 1P6M CMOS process. A cascoded topology of voltage control oscillator (VCO) and first stage current mode logic (CML) divider is adopted for current reuse, low power, and robust tracking between VCO and the frequency divider. The measured in-band phase noise of the synthesizer is-75.06 dBc/Hz at a frequency offset of 100 kHz and out-of-band phase noise is-119.8 dBc/Hz at a frequency offset of 10 MHz. The total power consumption is 36.75 mW. The chip size is 0.745 x 0.76mm2.
    Tsai, Jeng-Han
    Chao, Chia-Hsiang
    Shih, Hung-Da
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1226 - 1228