A Vertical Super-Junction Strained-Silicon Channel Power MOSFET

被引:0
|
作者
Punetha, Mayank [1 ]
Singh, Yashvir [1 ]
Thapliyal, Shardul [1 ]
机构
[1] GB Pant Engn Coll, Dept Elect & Commun Engn, Pauri Garhwal 246194, Uttarakhand, India
关键词
Power MOSFET; super-junction; strained-Si; Si1-xGex; THRESHOLD VOLTAGE; PERFORMANCE; LAYER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a vertical super-junction strained-Si channel power MOSFET to improve the breakdown voltage, drain current, threshold voltage, and transconductance. In the proposed structure, a P-pillar forming super-junction with N-drift region is incorporated to get higher blocking voltage due to reduction in electric field inside the drift region. In order to lower the on-resistance, the proposed device uses a strained-Si channel which is created with the help of a relaxed Si0.8Ge0.2 layer over a compositionally graded Si1-xGex buffer. This also increases the current drivability, reduces the threshold voltage and enhances the transconductance. Based on 2D simulations, the proposed MOSFET is shown to achieve 37% improvement in breakdown voltage, 44% increase in driving current, 60% reduction in threshold voltage, and 22% improvement in peak transconductance as compared to the conventional power MOSFET.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] A Novel Dual Gate Strained-Silicon Channel Trench Power MOSFET For Improved Performance
    Saxena, Raghvendra Sahai
    Kumar, M. Jagadesh
    NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, : 602 - +
  • [2] A New Strained-Silicon Channel Trench-Gate Power MOSFET: Design and Analysis
    Saxena, Raghvendra S.
    Kumar, A. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3299 - 3304
  • [3] Simulation study of charge imbalance in super-junction power MOSFET
    Kondekar, Pravin N.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 551 - 554
  • [4] Analytical design and simulation studies of super-junction power MOSFET
    Kondekar, Pravin N.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 503 - 508
  • [5] Breakdown voltage and on resistance of super-junction power MOSFET :: CoolMOS™
    Kondekar, PN
    Patil, MB
    Parikh, CD
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 440 - 443
  • [6] Design and Optimization of SiC Super-Junction MOSFET Using Vertical Variation Doping Profile
    Vudumula, Pavan
    Kotamraju, Siva
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (03) : 1402 - 1408
  • [7] Centroid and Inversion Charge Model for Long Channel Strained-Silicon GAA MOSFET with Quantum Effect
    Hamid, Fatimah K. A.
    Alias, N. Ezaila
    Johari, Zaharah
    Ismail, Razali
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [8] Analysis of the role of the parasitic BJT of Super-Junction power MOSFET under TLP stress
    Chirila, T.
    Kaindl, W.
    Reimann, T.
    Rueb, M.
    Wahl, U.
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1481 - 1485
  • [9] Study of the degradation of the breakdown voltage of a super-junction power MOSFET due to charge imbalance
    Kondekar, PN
    Oh, HS
    Kim, YB
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 (04) : 624 - 630
  • [10] Low specific on-resistance power MOSFET with a surface improved super-junction layer
    Wu, Wei
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 72 : 1 - 10