共 50 条
- [1] A Multilayer Perceptron Training Accelerator using Systolic Array [J]. 2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 77 - 80
- [3] Hardware accelerator for genomic sequence alignment [J]. 2006 28TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-15, 2006, : 4541 - +
- [4] Differential scoring for systolic sequence alignment [J]. PROCEEDINGS OF THE 7TH IEEE INTERNATIONAL SYMPOSIUM ON BIOINFORMATICS AND BIOENGINEERING, VOLS I AND II, 2007, : 1204 - 1208
- [7] A Hybrid Heterogeneous Neural Network Accelerator based on Systolic Array [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 154 - 158
- [8] Protein sequence comparison on the instruction systolic array [J]. PARALLEL COMPUTING TECHNOLOGIES, 2001, 2127 : 498 - 509
- [9] DNA Sequence Alignment: From Algorithm to Systolic Architecture [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2016, : 304 - 308
- [10] Systolic Array based FPGA accelerator for Yolov3-tiny [J]. 2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,