Real-time FPGA implementation of hough transform using gradient and CORDIC algorithm

被引:28
|
作者
Karabernou, SM [1 ]
Terranti, F [1 ]
机构
[1] UCP, ENSEA, ETIS, UMR 8051,CNRS, F-95014 Cergy Pontoise, France
关键词
CORDIC; FPGA; Hough; real-time;
D O I
10.1016/j.imavis.2005.07.004
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This article describes a real-time architecture for Hough Transform based on CORDIC algorithm and gradient for straight lines detection. The CORDIC algorithm allows the use of simple operators, such as adders and shift registers, whereas the use of gradients reduces considerably the computation quantity. The proposed real-time architecture can be easily fitted into Field Programmable Gate Array (FPGA) reconfigurable devices, since the present performance increase of this technology allows the implementation of complex applications while real-time constraints in Hough Transform for lines detection are respected for most of the video transmission standards. This approach can be easily applied for other shapes detection. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:1009 / 1017
页数:9
相关论文
共 50 条
  • [1] Real-time FPGA implementation of Hough Transform using gradient and CORDIC algorithm (vol 23, pg 1009, 2005)
    Karabernou, Si Mahmoud
    Kessal, Lounis
    Terranti, Faycal
    [J]. IMAGE AND VISION COMPUTING, 2007, 25 (06) : 1032 - 1032
  • [2] High speed FPGA implementation of Hough transform for real-time applications
    Voudouris, Liberis
    Nikolaidis, Spiridon
    Rjoub, Abdoul
    [J]. 2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 213 - 218
  • [3] A real-time hardware implementation of the Hough transform
    Cucchiara, R
    Neri, G
    Piccardi, M
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 45 (01) : 31 - 45
  • [4] Hough transform algorithm for FPGA implementation
    Tagzout, S
    Achour, K
    Djekoune, O
    [J]. SIGNAL PROCESSING, 2001, 81 (06) : 1295 - 1301
  • [5] Hough transform algorithm for FPGA implementation
    Tagzout, S
    Achour, K
    Djekoune, O
    [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 384 - 393
  • [6] Two stage Real-Time Stereo Correspondence Algorithm and FPGA Architecture using a Modified Generalized Hough Transform
    Schumacher, Frank
    Greiner, Thomas
    [J]. 21ST INTERNATIONAL CONFERENCE ON SYSTEMS, SIGNALS AND IMAGE PROCESSING (IWSSIP 2014), 2014, : 27 - 30
  • [7] Real-time Classified Hough Transform Line Detection Based on FPGA
    Wang, Xinming
    Tan, Haishu
    Zhou, Fuqiang
    Zhao, Yao
    [J]. PROCEEDINGS OF THE 2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND AUTOMATION ENGINEERING, 2016, 42 : 548 - 554
  • [8] A Real-Time Video Denoising Implementation on FPGA Using Contourlet Transform
    Truong Quang Vinh
    Le Quoc Bao Tri
    Nguyen Ngoc Tai
    [J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2013, : 203 - 207
  • [9] Real-Time Implementation of Discrete Wavelet Transform on FPGA
    Bahoura, Mohammed
    Ezzaidi, Hassan
    [J]. 2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 191 - +
  • [10] CORDIC-based FFT Real-time Processing Design and FPGA Implementation
    Tang, Aimei
    Yu, Li
    Han, Fangjian
    Zhang, Zhiqiang
    [J]. 2016 IEEE 12TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING & ITS APPLICATIONS (CSPA), 2016, : 233 - 236