Formal verification of input-output mappings of tree ensembles

被引:18
|
作者
Tornblom, John [1 ]
Nadjm-Tehrani, Simin [2 ]
机构
[1] Saab AB, Broderna Ugglas Gata, Linkoping, Sweden
[2] Linkoping Univ, Dept Comp & Informat Sci, Linkoping, Sweden
关键词
Formal verification; Decision tree; Tree ensemble; Random forest; Gradient boosting machine; NEURAL-NETWORKS;
D O I
10.1016/j.scico.2020.102450
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Recent advances in machine learning and artificial intelligence are now being considered in safety-critical autonomous systems where software defects may cause severe harm to humans and the environment. Design organizations in these domains are currently unable to provide convincing arguments that their systems are safe to operate when machine learning algorithms are used to implement their software. In this paper, we present an efficient method to extract equivalence classes from decision trees and tree ensembles, and to formally verify that their input-output mappings comply with requirements. The idea is that, given that safety requirements can be traced to desirable properties on system input-output patterns, we can use positive verification outcomes in safety arguments. This paper presents the implementation of the method in the tool VoTE (Verifier of Tree Ensembles), and evaluates its scalability on two case studies presented in current literature. We demonstrate that our method is practical for tree ensembles trained on low-dimensional data with up to 25 decision trees and tree depths of up to 20. Our work also studies the limitations of the method with high-dimensional data and preliminarily investigates the trade-off between large number of trees and time taken for verification. (C) 2020 Elsevier B.V. All rights reserved.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] GLOBAL REALIZATIONS OF ANALYTIC INPUT-OUTPUT MAPPINGS
    GAUTHIER, JP
    BORNARD, G
    [J]. SIAM JOURNAL ON CONTROL AND OPTIMIZATION, 1986, 24 (03) : 509 - 521
  • [2] Nonlinear input-output mappings and their minimal realizations
    S. K. Korovin
    A. P. Krishchenko
    V. N. Chetverikov
    [J]. Doklady Mathematics, 2010, 82 : 838 - 842
  • [3] Nonlinear Input-Output Mappings and Their Minimal Realizations
    Korovin, S. K.
    Krishchenko, A. P.
    Chetverikov, V. N.
    [J]. DOKLADY MATHEMATICS, 2010, 82 (02) : 838 - 842
  • [4] Construction of Invertible Input-Output Mappings and Parameter Identification
    Chetverikov, V. N.
    [J]. DIFFERENTIAL EQUATIONS, 2018, 54 (11) : 1524 - 1534
  • [5] Construction of Invertible Input-Output Mappings and Parameter Identification
    V. N. Chetverikov
    [J]. Differential Equations, 2018, 54 : 1524 - 1534
  • [6] Sound and mechanised compositional verification of input-output conformance
    Sampaio, Augusto
    Nogueira, Sidney
    Mota, Alexandre
    Isobe, Yoshinao
    [J]. SOFTWARE TESTING VERIFICATION & RELIABILITY, 2014, 24 (04): : 289 - 319
  • [7] An Abstraction-Refinement Approach to Formal Verification of Tree Ensembles
    Tornblom, John
    Nadjm-Tehrani, Simin
    [J]. COMPUTER SAFETY, RELIABILITY, AND SECURITY, SAFECOMP 2019, 2019, 11699 : 301 - 313
  • [8] Realizations and minimal realizations of input-output mappings of general form
    A. V. Evseev
    V. N. Chetverikov
    [J]. Differential Equations, 2013, 49 : 1609 - 1618
  • [9] Realizations and minimal realizations of input-output mappings of general form
    Evseev, A. V.
    Chetverikov, V. N.
    [J]. DIFFERENTIAL EQUATIONS, 2013, 49 (12) : 1609 - 1618
  • [10] INPUT-OUTPUT MULTIPLIERS WITH ERRORS IN INPUT-OUTPUT COEFFICIENTS
    PARK, SH
    [J]. JOURNAL OF ECONOMIC THEORY, 1973, 6 (04) : 399 - 403