VLSI implementation of visible watermarking for a secure digital still camera design

被引:22
|
作者
Mohanty, SP [1 ]
Ranganathan, N [1 ]
Namballa, RK [1 ]
机构
[1] Univ S Florida, Dept CSE, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2004.1261070
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Watermarking is the process that embeds data called a watermark into a multimedia object for its copyright protection. The digital watermarks can be visible to a viewer on careful inspection or completely invisible and cannot be easily recovered without an appropriate decoding mechanism. Digital image watermarking is a computationally intensive task and can be speeded up sigificantly by implementing in hardware. In this work, we describe a new VLSI architecture for implementing two different visible watermarking schemes for images. The proposed hardware can insert on-the-fly either one or both watermarks into an image depending on the application requirement.. The proposed circuit can be integrated into any existing digital still camera framework. First, separate architectures are derived for the two watermarking schemes and then integrated into a unified architecture. A prototype CMOS VLSI chip was designed and verified implementing the proposed architecture and reported in this paper. To our knowledge, this is the first VLSI architecture for implementing visible watermarking schemes.
引用
收藏
页码:1063 / 1068
页数:6
相关论文
共 50 条
  • [1] IMPLEMENTATION OF A VISIBLE WATERMARKING IN A SECURE STILL DIGITAL CAMERA USING VLSI DESIGN
    Ramesh, S. C.
    Majeed, M. Mohamed Ismail
    [J]. 2009 AFRICON, VOLS 1 AND 2, 2009, : 1 - 4
  • [2] Implementation of a Visible Watermarking in a Secure Still Digital Camera Using VLSI Design
    Ramesh, S. C.
    Majeed, M. Mohamed Ismail
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 798 - 801
  • [3] Implementation of a Visible Watermarking in a Secure Still Digital Camera Using VLSI Design
    Majeed, M. Mohamed Ismai
    Ramesh, S. C.
    Anuja, R.
    [J]. COMPUTING, COMMUNICATION, AND CONTROL, 2011, 1 : 16 - 20
  • [4] A VLSI architecture for watermarking in a secure still digital camera (S2DC) design
    Mohanty, SP
    Ranganathan, N
    Namballa, RK
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (07) : 808 - 818
  • [5] A VLSI architecture for visible watermarking in a secure still digital camera (S2DC) design (vol 13, pg 808, 2005)
    Mohanty, SP
    Ranganathan, N
    Namballa, RK
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 1002 - 1012
  • [6] VLSI design for embedded digital watermarking JPEG encoder based on digital camera system
    Tsai, TH
    Lu, CY
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (07) : 1772 - 1780
  • [7] VLSI implementation of invisible digital watermarking algorithms towards the developement of a secure JPEG encoder
    Mohanty, SP
    Ranganathan, N
    Namballa, RK
    [J]. SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 183 - 188
  • [8] VLSI architecture for encryption and watermarking units towards the making of a secure camera
    Adamo, O. B.
    Mohanty, Saraju P.
    Kougianos, E.
    Varanasi, M.
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 141 - +
  • [9] Low Complexity Algorithm and VLSI Design of Joint Demosaicing and Denoising for Digital Still Camera
    Hong, Liang
    Jin, Wei
    He, Guanghui
    He, Weifeng
    Mao, Zhigang
    [J]. COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014, 2015, 491 : 99 - 107
  • [10] Design of a Spatial domain Watermarking technique with VLSI Implementation
    Pendyala, Manisha
    Gokhale, Aniket
    [J]. 2016 CONFERENCE ON ADVANCES IN SIGNAL PROCESSING (CASP), 2016, : 498 - 503