Method and Technology of Synthesis of Neural Network Models of Object Control with their Hardware Implementation on FPGA

被引：0
|
作者：
Kravets, Petro I. [1 ]
Shymkovych, Volodymyr M.
Samotyy, Volodymyr [2 ,3 ]
机构：
[1] Natl Tech Univ Ukraine, Igor Sikorsky Kyiv Polytech Inst, 37 Prosp Peremohy, Kiev, Ukraine
[2] Cracow Univ Technol, 24 Warszawska St, Krakow, Poland
[3] Lviv State Univ Life Safety, 35 Kleparivska St, Lvov, Ukraine
来源：
PROCEEDINGS OF THE 2017 9TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS (IDAACS), VOL 2 | 2017年
关键词：
neural network; adaptation; FPGA; control system;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work presents a method and technology of synthesis of direct and inverse neural network models of object control, and their hardware implementation of programmable logic integrated circuits, that will automate the process of synthesis of such models and shorten the time of development and research.
引用
收藏
页码：947 / 951
页数：5
相关论文
共 50 条
  • [1] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
    Yang, Zhi-gang
    Qian, Jun-lei
    [J]. INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
  • [2] A digital neural network FPGA direct hardware implementation algorithm
    Dinu, Andrei
    Cirstea, Marcian
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2307 - +
  • [3] Hardware implementation of the simplified digital spiking neural network on FPGA
    Lee K.
    Kim Y.
    [J]. IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 405 - 414
  • [4] Hardware implementation of CMAC neural network using FPGA approach
    Chung, Chao-Ming
    Lin, Chih-Min
    Chiang, Ching-Tsan
    Yeung, Daniel S.
    [J]. PROCEEDINGS OF 2007 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2007, : 2005 - +
  • [5] Hardware implementation of a real time neural network controller with a DSP and an FPGA
    Kim, SS
    Jung, S
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1- 5, PROCEEDINGS, 2004, : 4639 - 4644
  • [6] Implementation of neural network hardware based on a floating point operation in an FPGA
    Kim, Jeong-Seob
    Jung, Seul
    [J]. ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
  • [7] Hardware implementation of a neural network controller with an MCU and an FPGA for nonlinear systems
    Kim, Sung-Su
    Jung, Seul
    [J]. INTERNATIONAL JOURNAL OF CONTROL AUTOMATION AND SYSTEMS, 2006, 4 (05) : 567 - 574
  • [8] A networked FPGA-based hardware implementation of a neural network application
    Restrepo, HF
    Hoffmann, R
    Perez-Uribe, A
    Teuscher, C
    Sanchez, E
    [J]. 2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 337 - 338
  • [9] Hardware Implementation of a Neural Network Controller on FPGA for a Humanoid Robot Arm
    Kim, Jeong-Seob
    Jung, Seul
    [J]. 2008 IEEE/ASME INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENT MECHATRONICS, VOLS 1-3, 2008, : 1164 - 1169
  • [10] A Hardware Implementation Method of the Aihara Chaotic Neural Network
    Xu, Guizhi
    Yang, Zhao
    Luo, Jie
    [J]. 2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1118 - 1121
12345