Parallel Implementation of Chaos Neural Networks for an Embedded GPU

被引:34
|
作者
Liu, Zhongda [1 ]
Murakami, Takeshi [2 ]
Kawamura, Satoshi [3 ]
Yoshida, Hitoaki [4 ]
机构
[1] Ishinomaki Senshu Univ, Fac Sci & Engn, Ishinomaki, Japan
[2] Iwate Univ, Tech Div, Morioka, Iwate, Japan
[3] Morioka Univ, Fac Humanities, Takizawa, Japan
[4] Iwate Univ, Fac Educ, Morioka, Iwate, Japan
关键词
Chaos neural network; GPGPU; Internet of Things (IoT); Pseudo-random number; Stream cipher; RANDOMNESS;
D O I
10.1109/icawst.2019.8923383
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Internet of Things (IoT) has become ubiquitous, and the need for higher information security is increasing. The CPU usage cost of IoT devices to process information security tasks is large. In the present paper, we study a parallel implementation of chaos neural networks for an embedded GPU using the Open Computing Language (OpenCL). We evaluate this parallel implementation, and the results indicate that it can extract a pseudo-random number series at high speed and with low CPU usage. This implementation is remarkably faster than the implementation in the CPU and is approximately 49% faster than AES in counter mode. The rate of pseudo-random number generation is higher than 2.1 Gbps when using 100 compute units of a GPU. Applying a stream cipher is sufficient even for Internet communication. Extracted pseudo-random number series are independent, have fine randomness properties, and can merge into one series applied to a stream cipher.
引用
收藏
页码:34 / 39
页数:6
相关论文
共 50 条
  • [1] GPU implementation of neural networks
    Oh, KS
    Jung, K
    PATTERN RECOGNITION, 2004, 37 (06) : 1311 - 1314
  • [2] Parallel implementation of RBF neural networks
    Lect Notes Comput Sci, (243):
  • [3] Embedded Solutions for Deep Neural Networks Implementation
    Erofei, Adrian-Aliosa
    Druta, Cristian-Filip
    Caleanu, Catalin Daniel
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS (SACI), 2018, : 425 - 429
  • [4] Parallel implementation of non recurrent neural networks
    Calonge, T
    Alonso, L
    Ralha, R
    Sanchez, AL
    VECTOR AND PARALLEL PROCESSING - VECPAR'96, 1997, 1215 : 313 - 325
  • [5] Modular parallel implementation for HME neural networks
    Estévez, PA
    Ugarte, M
    Paugam-Moisy, H
    Puzenat, D
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 1365 - 1372
  • [6] Parallel Implementation of Feedforward Neural Networks on GPUs
    Gurgel, Saskya T. A.
    Formiga, Andrei de A.
    2013 BRAZILIAN CONFERENCE ON INTELLIGENT SYSTEMS (BRACIS), 2013, : 143 - 149
  • [7] Efficient GPU implementation of convolutional neural networks for speech recognition
    van den Berg, Ewout
    Brand, Daniel
    Bordawekar, Rajesh
    Rachevsky, Leonid
    Ramabhadran, Bhuvana
    16TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2015), VOLS 1-5, 2015, : 1483 - 1487
  • [8] A Parallel Implementation of RFT on GPU
    Shang, Zhe-ran
    Tan, Xian-si
    Qu, Zhi-guo
    Wang, Hong
    2016 CIE INTERNATIONAL CONFERENCE ON RADAR (RADAR), 2016,
  • [9] Embedded GPU Cluster Computing Framework for Inference of Convolutional Neural Networks
    Kain, Evan
    Wildenstein, Diego
    Pineda, Andrew C.
    2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,
  • [10] Hardware/software codesign for embedded implementation of neural networks
    Torres-Huitzil, Cesar
    Girau, Bernard
    Gauffriau, Adrien
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 167 - +