共 50 条
- [1] A Compensation Strategy for Two-Stage Operational Transconductance Amplifiers Based on Zero Splitting [J]. 2014 22nd Iranian Conference on Electrical Engineering (ICEE), 2014, : 491 - 495
- [3] A new compensation technique for two-stage CMOS operational transconductance amplifiers [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 539 - 542
- [6] Two-stage differential charge and transresistance amplifiers [J]. 2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1920 - +
- [7] An analytical model for the slewing behavior of CMOS two-stage operational transconductance amplifiers [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 553 - 556
- [8] Design of Low-Voltage CMOS Two-Stage Operational Transconductance Amplifier [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 248 - 252
- [9] Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 839 - 842
- [10] DESIGN OF DOUBLE-GATE CMOS BASED TWO-STAGE OPERATIONAL TRANSCONDUCTANCE AMPLIFIER USING THE UTBSOI TRANSISTORS [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2020, 82 (02): : 173 - 188