Operational Transconductance Amplifier Based Two-Stage Differential Charge Amplifiers

被引:0
|
作者
Bhoyar, Dinesh B. [1 ]
Masram, Bharati Y. [1 ]
机构
[1] YC Coll Engg, Dept ET, Nagpur, Maharashtra, India
关键词
Accelerometer; charge amplifier; charge-to-voltage converter; charge-type sensor; current-to-voltage converter; current-type sensor; photodiode; piezoelectric sensor; Transconductance amplifier;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel approach to the design of high-performance operational-amplifier-based differential charge amplifiers is proposed. It is based on a two-stage topology: The first stage performs a differential measurement to single ended signal conversion, providing a common mode rejection that only depends on the matching between two resistors; the second stage filters the signal. These novel topologies that are based on this technique are presented, analyzed, and measured, and design criteria are finally given. Their performance is compared with there topology that is used as the benchmark, and it results in a better common- mode rejection ratio (CMRR).
引用
收藏
页码:267 / 273
页数:7
相关论文
共 50 条
  • [1] A Compensation Strategy for Two-Stage Operational Transconductance Amplifiers Based on Zero Splitting
    Ardakani, Hasan Afkhami
    Dehghani, Rasoul
    Asgari, Vahid
    [J]. 2014 22nd Iranian Conference on Electrical Engineering (ICEE), 2014, : 491 - 495
  • [2] Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial
    G. Palmisano
    G. Palumbo
    S. Pennisi
    [J]. Analog Integrated Circuits and Signal Processing, 2001, 27 (3) : 179 - 189
  • [3] A new compensation technique for two-stage CMOS operational transconductance amplifiers
    Yavari, M
    Zare-Hoseini, H
    Farazian, M
    Shoaei, O
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 539 - 542
  • [4] Design procedure for two-stage CMOS transconductance operational amplifiers: A tutorial
    Palmisano, G
    Palumbo, G
    Pennisi, S
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (03) : 179 - 189
  • [5] Two-stage differential charge and transresistance amplifiers
    Massarotto, Marco
    Carlosena, Alfonso
    Lopez-Martin, Antonio J.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (02) : 309 - 320
  • [6] Two-stage differential charge and transresistance amplifiers
    Massarotto, Marco
    Garcia, Alfonso Carlosena
    Lopez-Martin, Antonio J.
    [J]. 2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1920 - +
  • [7] An analytical model for the slewing behavior of CMOS two-stage operational transconductance amplifiers
    Maghari, N
    Yavari, M
    Shoaei, O
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 553 - 556
  • [8] Design of Low-Voltage CMOS Two-Stage Operational Transconductance Amplifier
    Singh, Sardar Inderjeet
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 248 - 252
  • [9] Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design
    Yao, LB
    Steyaert, M
    Sansen, W
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 839 - 842
  • [10] DESIGN OF DOUBLE-GATE CMOS BASED TWO-STAGE OPERATIONAL TRANSCONDUCTANCE AMPLIFIER USING THE UTBSOI TRANSISTORS
    Ahmed, Rekib Uddin
    Vijaykumar, Eklare Akshay
    Ponakala, Hemant Sai
    Balaji, Mangam Yogi Venkata
    Saha, Prabir
    [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2020, 82 (02): : 173 - 188