System-Level Exhaustive Link Simulation Needed for PCB Co-Design

被引：0

作者：

Buchs, Kevin J. ^{[1
]}

Degerstrom, Michael J. ^{[1
]}

McCoy, Bart O. ^{[1
]}

Daniel, Erik S. ^{[1
]}

Gilbert, Barry K. ^{[1
]}

机构：

[1] Mayo Clin, Rochester, MN 55905 USA

来源：

2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Traditionally, the large number of high-speed serial links in large, massively-parallel, highly-interconnected computer systems have been analyzed in terms of signal integrity by selecting a small subset of representative links. Co-design decisions on PCB geometries and connectors are often made from this subset of the links. Is that approach adequate? We show the benefit of simulation of all the links in a system. In addition, we demonstrate how exhaustive simulations are possible through a process of automation.

引用

页码：173 / 182

页数：10

共 50 条

[1] System C-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design*
Muttillo, Vittoriano
Pomante, Luigi
Santic, Marco
Valente, Giacomo
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
[2] PCB leapfrogs into system-level design
Glover, Rita
[J]. 1996, Penton Publ Inc, Cleveland, OH, United States (44)
[3] PCB leapfrogs into system-level design
Glover, R
[J]. ELECTRONIC DESIGN, 1996, 44 (07) : 83 - 84
[4] System-level test bench generation in a co-design framework
Lajolo, M
Rebaudengo, M
Reorda, MS
Violante, M
Lavagno, L
[J]. IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 25 - 30
[5] Improving Microcontroller (MCU) Immunity Performance to System-Level ESD/EFT Testing through PCB System Co-Design Methodology
Murugan, Rajen
Chen, Jie
Mi, Minhong
Basile, Bart
Park, Jae
[J]. 2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
[6] Electrical Overstress (EOS): Challenges for Component and System-Level Co-design
Voldman, Steven H.
[J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[7] Weaving System-Level Properties with Architectural Decomposition for Mechatronic Co-Design
Cornelis, Milan
Vanommeslaeghe, Yon
Van Acker, Bert
De Meulenaere, Paul
[J]. 2023 ACM/IEEE INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION, MODELS-C, 2023, : 486 - 494
[8] System-level design: A missing link?
Sobek, DK
[J]. INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2006, 22 (03) : 533 - 539
[9] System-level co-design methodology based on platform design flow for system-on-chip
Wen, Quan
[J]. 7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
[10] System-level design language standard needed
Berman, V
[J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 592 - 593

← 1 2 3 4 5 →