On applying set covering models to test set compaction

被引:15
|
作者
Flores, PF [1 ]
Neto, HC [1 ]
Marques-Silva, JP [1 ]
机构
[1] Univ Tecn Lisboa, Cadence European Labs, Inst Super Tecn, INESC, P-1000 Lisbon, Portugal
关键词
D O I
10.1109/GLSV.1999.757365
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test set compaction is a fundamental problem in digital system resting. In recent years, many competitive solutions have been proposed. most of which based on heuristics approaches. This paper studies the application of set covering models to the compaction of test sets, which can be used with any heuristic test set compaction procedure. For this purpose, recent and highly effective set covering algorithms are used. Experimental evidence suggests that the size of computed test sets con often be reduced by using set covering models and algorithms. Moreover, a noteworthy empirical conclusion is that it may be preferable not to use fault simulation when the final objective is test set compaction.
引用
收藏
页码:8 / 11
页数:4
相关论文
共 50 条
  • [1] On applying the set covering model to reseeding
    Chiusano, S
    Di Carlo, S
    Prinetto, P
    Wunderlich, HJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 156 - 160
  • [2] SET COVERING AND SET PARTITIONING - A COLLECTION OF TEST PROBLEMS
    ELDARZI, E
    MITRA, G
    [J]. OMEGA-INTERNATIONAL JOURNAL OF MANAGEMENT SCIENCE, 1990, 18 (02): : 195 - 201
  • [3] Efficient static compaction of test sequence sets through the application of set covering techniques
    Dimopoulos, M
    Linardis, P
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 194 - 199
  • [4] Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 779 - 791
  • [5] Test set compaction algorithms for combinational circuits
    Hamzaoglu, I
    Patel, JH
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 283 - 289
  • [6] Test set compaction algorithms for combinational circuits
    Hamzaoglu, I
    Patel, JH
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 957 - 963
  • [7] TEST SET COMPACTION FOR COMBINATIONAL-CIRCUITS
    CHANG, JS
    LIN, CS
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (11) : 1370 - 1378
  • [8] Test Pattern Set Reduction Based on Minimal Set Covering Solution Method
    Ouyang, Dantong
    Guo, Jiangshan
    Zhang, Liming
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (12): : 61 - 68
  • [9] Comparative Studies of Covering Rough Set Models
    Wang, Zhaohao
    [J]. MATHEMATICAL PROBLEMS IN ENGINEERING, 2014, 2014
  • [10] Evaluation of reliability bounds by set covering models
    Koutras, MV
    Tsitmidelis, S
    Zissimopoulos, V
    [J]. STATISTICS & PROBABILITY LETTERS, 2003, 61 (02) : 163 - 175