Detection of Information-Leak Hardware Trojan in AES Cryptographic Circuits

被引:0
|
作者
Wang, Liwei [1 ]
He, Chunhua [1 ]
Hou, Bo [1 ]
Xie, ShaoFeng [1 ]
机构
[1] China Elect Prod Reliabil & Environm Testing Res, Sci & Technol Reliabil Phys & Applicat Elect Comp, Guangzhou, Guangdong, Peoples R China
关键词
hardware Trojan; side-channel analysis; mahalanobis distance;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Modern Integrated Circuits (ICs) are becoming increasingly vulnerable to malicious inclusions and alterations (hardware Trojans) due to the globalization of semiconductor design and fabrication processes, which brings in the requirement for reliable detection of hardware Trojans made in an untrusted fabrication facility during post-manufacturing test. In this paper, we present a new method for Trojan detection that calculates temporal features of IDDT and IDDQ signals, then applies mRMR (minimum-redundancy maximum-relevance) algorithm to select feature subset, and finally uses Mahalanobis distance calculation to detect Trojan circuits. Experimental results featuring an information-leak hardware Trojan inserted into a 128-bit AES cryptographic circuits on Xilinx Spartan-3E FPGAs demonstrate the simplicity and effectiveness of the proposed approach for Trojan detection.
引用
收藏
页码:1190 / 1194
页数:5
相关论文
共 50 条
  • [1] Analysis of Data-Leak Hardware Trojans in AES Cryptographic Circuits
    Reece, Trey
    Robinson, William H.
    2013 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY (HST), 2013, : 467 - 472
  • [2] An Efficient Triggering Method of Hardware Trojan in AES Cryptographic Circuit
    Chuan, Xin
    Yan, Yingjian
    Zhang, Yilun
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 91 - 95
  • [3] Hardware Trojan Design and Its Detection using Side-Channel Analysis on Cryptographic Hardware AES Implemented on FPGA
    Hanindhito, Bagus
    Kurniawan, Yusuf
    PROCEEDING OF 2019 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICEEI), 2019, : 191 - 196
  • [4] Concurrent Hardware Trojan Detection in Wireless Cryptographic ICs
    Liu, Yu
    Volanis, Georgios
    Huang, Ke
    Makris, Yiorgos
    2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,
  • [5] Area Reduction AES Algorithm in Hardware Trojan Detection
    MacTino, S.
    Priya, S. Sridevi Sathya
    Naveenkumar, R.
    Napoleon, A.
    Proceedings of the 3rd International Conference on Artificial Intelligence and Smart Energy, ICAIS 2023, 2023, : 1035 - 1040
  • [6] Hardware Trojan Insertion and Detection in Asynchronous Circuits
    Inaba, Koutaro
    Yoneda, Tomohiro
    Kanamoto, Toshiki
    Kurokawa, Atsushi
    Imai, Masashi
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 134 - 143
  • [7] XG Boost Algorithm based Hardware Trojan Detection in Hardware Circuits
    Vennila, A.
    Balambigai, S.
    Arulmurugan, A.
    Hema, M.
    Kamali, M.
    Kishore, M.
    2023 5th International Conference on Electrical, Computer and Communication Technologies, ICECCT 2023, 2023,
  • [8] Runtime hardware Trojan detection by reconfigurable monitoring circuits
    Reza Fani
    Morteza Saheb Zamani
    The Journal of Supercomputing, 2022, 78 : 12726 - 12752
  • [9] Hardware trojan detection in Analog/RF integrated circuits
    University of Central Florida, Orlando
    FL
    32816, United States
    不详
    CT
    06520, United States
    不详
    TX
    75080, United States
    Secur. Syst. Des. and Trust. Comput., (241-268):
  • [10] Runtime hardware Trojan detection by reconfigurable monitoring circuits
    Fani, Reza
    Zamani, Morteza Saheb
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (10): : 12726 - 12752