Design and Fabrication of a One-Transistor/One-Resistor Nonvolatile Binary Content-Addressable Memory Using Perpendicular Magnetic Tunnel Junction Devices with a Fine-Grained Power-Gating Scheme

被引:19
|
作者
Matsunaga, Shoun [1 ]
Natsui, Masanori [2 ]
Ikeda, Shoji [3 ]
Miura, Katsuya [3 ,4 ]
Endoh, Tetsuo [5 ]
Ohno, Hideo [3 ]
Hanyu, Takahiro [2 ]
机构
[1] Tohoku Univ, CSIS, Sendai, Miyagi 9808577, Japan
[2] Tohoku Univ, Lab Brainware Syst, Elect Commun Res Inst, Sendai, Miyagi 9808577, Japan
[3] Tohoku Univ, Lab Nanoelect & Spintron, Elect Commun Res Inst, Sendai, Miyagi 9808577, Japan
[4] Hitachi Adv Res Lab, Tokyo 1858601, Japan
[5] Tohoku Univ, Ctr Interdisciplinary Res, Sendai, Miyagi 9808578, Japan
基金
日本学术振兴会;
关键词
Memory architecture - Metals - Tunnel junctions - Oxide semiconductors - Semiconductor junctions - MOS devices - Semiconductor storage - Associative storage - Cells - Cytology;
D O I
10.1143/JJAP.50.063004
中图分类号
O59 [应用物理学];
学科分类号
摘要
A perpendicular magnetic tunnel junction (P-MTJ)-based one-transistor/one-resistor (1T-1R) binary content-addressable memory (CAM) is proposed for a high-density nonvolatile CAM. The proposed CAM cell performs an equality-search operation between an input bit and the corresponding stored bit by detecting the difference of a "cell resistance'', where the cell resistance is determined by the series connection of one metal-oxide-semiconductor (MOS) transistor and one P-MTJ device. This circuit structure makes it possible to implement a compact nonvolatile CAM cell circuit with 1.25 mu m(2) of a cell size in a 0.14 mu m complementary MOS (CMOS)/P-MTJ process. Moreover, the equality-search operation in a bit-serial fashion is used for great reduction of the activity rate in the proposed CAM cell array, since most of the mismatched words in the CAM are detected by just several higher bits of comparison results in the word circuits. By applying a bit-level fine-grained power gating scheme, a fabricated 64-bit x 128-word nonvolatile CAM achieves high density with maintaining low search energy under 3.1% of activity rate in the cell array. (C) 2011 The Japan Society of Applied Physics
引用
收藏
页数:7
相关论文
共 4 条
  • [1] Fine-Grained Power-Gating Scheme of a Metal-Oxide-Semiconductor and Magnetic-Tunnel-Junction-Hybrid Bit-Serial Ternary Content-Addressable Memory
    Matsunaga, Shoun
    Natsui, Masanori
    Hiyama, Kimiyuki
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [2] Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory
    Matsunaga, Shoun
    Katsumata, Akira
    Natsui, Masanori
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
  • [3] Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices
    Matsunaga, Shoun
    Hiyama, Kimiyuki
    Matsumoto, Atsushi
    Ikeda, Shoji
    Hasegawa, Haruhiro
    Miura, Katsuya
    Hayakawa, Jun
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    APPLIED PHYSICS EXPRESS, 2009, 2 (02)
  • [4] Design of a 270ps-access 7-transistor/2-magnetic-tunnel-junction cell circuit for a high-speed-search nonvolatile ternary content-addressable memory
    Matsunaga, Shoun
    Katsumata, Akira
    Natsui, Masanori
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (07)