Advanced process control based on lithographic defect inspection and reduction

被引:2
|
作者
Leavey, J [1 ]
Boyle, J [1 ]
Skumanich, A [1 ]
机构
[1] IBM Corp, Microelect, Hopewell Junction, NY 12533 USA
关键词
yield enhancement; process control; wafer inspection; defect reduction; excursion monitoring;
D O I
10.1109/ASMC.2000.902555
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Defect monitoring is increasingly required for advanced line maintenance. The resulting information from wafer inspection can be used in two ways, (1) excursion detection, which requires an appropriately measured response, and (2) pro-active process control. For the first, a critical decision is how to proceed with lot deposition if an excursion is detected. A methodology based on post-lithographic defect inspection and defective die count analysis was employed which provided effective process monitoring and yield maintenance. The methodology allows rapid decision-making with a minimum of information for post-lithe lot disposition. For the second application of proactive control, the wafer inspection was utilized for dose forecasting with a feed-forward mode used to appropriately modify the dose for optimization. Good line control and yield maintenance were observed as a result of the both the lot-disposition and dose forecasting. The purpose of the lot disposition is to separate significant excursions from temporary fluctuations in order to appropriately focus defect reduction resources. Wafers are systematically inspected post-lithe with a patterned wafer inspection system, the WF736, and the number of die with killer defects is counted and then monitored with time. Every lot is inspected, full wafer inspection is performed, and all defect types are captured. By determining the killer defect progression after re-work, it is possible to establish lot disposition. If the count is still high, defect reduction analysis is then applied. Various defects were flagged and addressed, arising both from lithe and from prior steps.
引用
收藏
页码:33 / 40
页数:8
相关论文
共 50 条
  • [1] Solder paste inspection: Process control for defect reduction
    Burr, D
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 1036 - 1036
  • [2] WAFER EDGE TREATMENT IN LITHOGRAPHIC PROCESS FOR PEELING DEFECT REDUCTION
    Yuan, Xiaofeng
    Zhang, Qiang
    Hao, Jing'an
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [3] A methodology for the optimization of an I-line lithographic process for defect reduction
    Phan, K
    Bains, G
    Steele, DA
    Orth, JA
    Subramanian, R
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XII, 1998, 3332 : 309 - 320
  • [4] Enhanced defect capture and analysis based on automatic defect classification at post-lithographic inspection
    Hance, B
    Ne'eman, I
    Skumanich, A
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIV, 2000, 3998 : 732 - 737
  • [5] Application of Backscattered Electron Imaging for Process Development in Advanced Technology Nodes DI: Defect Inspection and Reduction
    Lei, Ming
    Wu, Kevin
    Hoang Nguyen
    King, Mingchu
    Xiao, Hong
    Spivak, Dmitry
    Brown, Jim
    Moreau, Olivier
    MacDonald, Paul
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 251 - 254
  • [6] Lithography process control and optimization based on defect capture and reduction
    Leavey, J
    Boyle, J
    Skumanich, A
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIV, 2000, 3998 : 294 - 299
  • [7] Introduction of a High Throughput SPM for Defect Inspection and Process Control
    Sadeghian, H.
    Koster, N. B.
    van den Dool, T. C.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVII, 2013, 8681
  • [8] THE TOTAL INSPECTION SOLUTIONS OF EXTREME TINY DEFECT IN BEOL ADVANCED SEMICONDUCTOR PROCESS
    Zhang, Xingdi
    Chen, Hunglin
    Long, Yin
    Ni, Qiliang
    Fan, Rongwei
    Wang, Kai
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [9] Closing the defect printability loop: Optinizing defect specifications for an established lithographic process
    Patterson, K
    Wakefield, C
    Sixt, P
    Sundermann, F
    Trouiller, Y
    Belledent, J
    Couderc, C
    Rody, Y
    Lucas, K
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 1076 - 1082
  • [10] Systematic edge inspection for defect reduction
    Joshi, P.
    Van Roijen, R.
    Coffin, J.
    Conti, S.
    Flaitz, P.
    Eastman, J.
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 272 - 274