共 50 条
- [1] Room temperature debonding - an enabling technology for TSV and 3D integration [J]. PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 236 - 239
- [2] Room temperature debonding - An enabling technology for TSV and 3D integration [J]. 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
- [4] Low Temperature Cu/In Bonding for 3D Integration [J]. 2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 17 - 17
- [5] Through-Silicon via Interconnection for 3D Integration Using Room-Temperature Bonding [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (04): : 746 - 753
- [6] Simulation of fast room-temperature bonding by mechanical interlock structure applied for 3D integration [J]. 2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
- [7] Low Temperature Cu nanorod/Sn/Cu nanorod Bonding Technology for 3D Integration [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 951 - 956
- [8] Full Characterization of Cu/Cu Direct Bonding for 3D Integration [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 219 - 225
- [10] Investigation of Low Temperature Cu/In Bonding in 3D Integration [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 383 - 386