Reliability improvement of Cu interconnects by additional anneal between CuCMP and barrier CMP

被引:6
|
作者
Harada, T [1 ]
Kobayashi, K [1 ]
Takahashi, M [1 ]
Nii, K [1 ]
Ikeda, A [1 ]
Ueda, T [1 ]
Yabu, T [1 ]
机构
[1] Matsushita Elect Ind Co Ltd, ULSI Proc Technol Dev Ctr, Minami Ku, Kyoto 6018413, Japan
关键词
D O I
10.1109/IITC.2003.1219722
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The new technology which improves the reliability of Cu interconnects has been developed. In this technology, an anneal is carried out after a Cu CMP, followed by a barrier CMP and a p-SiN deposition. As a result, electromigration (EM) lifetime and stress-induced voiding (SIV) resistance have been improved drastically without the degradation of device performance and yield. Structural analyses suggest that the reliability improvement is realized by the reduction of tensile stress due to the stabilization of the Cu films and the minimization of the contact area of p-SiN/Cu interface due to the surface smoothing.
引用
收藏
页码:92 / 94
页数:3
相关论文
共 49 条
  • [1] Trade-off between reliability and post-CMP defects during recrystallization anneal for copper damascene interconnects
    Alers, GF
    Dornisch, D
    Siri, J
    Kattige, K
    Tam, L
    Broadbent, E
    Ray, GW
    39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, : 350 - 354
  • [2] Influence of CMP slurries and post-CMP cleaning solutions on cu interconnects and TDDB reliability
    Yamada, Yohei
    Konishi, Nobuhiro
    Noguchi, Junji
    Jimbo, Tomoko
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (07) : H485 - H490
  • [3] Influence of post-CMP cleaning on Cu interconnects and TDDB reliability
    Noguchi, J
    Konishi, N
    Yamada, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 934 - 941
  • [4] Reliability characterization of ALD TaN barrier for Cu interconnects
    Saitoh, T
    Ishikawa, K
    Noguchi, J
    Miyauchi, M
    Tsugane, K
    Sasajima, K
    Kubo, M
    Oshima, T
    Satoh, A
    Iwasaki, J
    Haba, T
    Saito, T
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 687 - 692
  • [5] Optimizing Cu barrier thickness for interconnects performance, reliability and yield
    Shen, Tian
    Rajagopalan, Balajee
    Silvestre, Mary Claire
    Ramanathan, Eswar
    Mahalingam, Anbu Selvam K. M.
    Zhang, Wenyi
    Yeap, Kong Boon
    Justison, Patrick
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [6] The Evolution of Barrier Properties During Reliability Testing of Cu Interconnects
    Meyer, M. A.
    Aubel, O.
    Feustel, F.
    Engelmann, H. J.
    Zienert, I.
    Poppe, J.
    Gehre, D.
    Witt, C.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 97 - +
  • [7] Investigation on Reliability Improvement for Next Generation Cu/ULK Interconnects
    Gu, Xun
    Liu, Jiquan
    Deng, Hao
    Tong, Zheyuan
    Jing, Jennifer
    Zhang, Beichao
    2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 209 - 211
  • [8] Oxidation of the Ta diffusion barrier and its effect on the reliability of Cu interconnects
    Baek, Won-Chong
    Zhou, J. P.
    Im, J.
    Ho, P. S.
    Lee, Jeong Gun
    Hwang, Sung Bo
    Choi, Kyeong-Keun
    Park, Shang Kyun
    Jung, Oh-Jin
    Smith, Larry
    Pfeifer, Klaus
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 131 - +
  • [9] Barrier layer effects on electromigration reliability of Cu/Low k interconnects
    Lu, X
    Pyun, JW
    Li, B
    Henis, N
    Neuman, K
    Pfeifer, K
    Ho, PS
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 33 - 35
  • [10] Reliability studies of barrier layers for Cu/PAE low-κ interconnects
    Nguyen, H. S.
    Gan, Z. H.
    Chen, Zhe
    Chandrasekar, V.
    Prasad, K.
    Mhaisalkar, S. G.
    Jiang, Ning
    MICROELECTRONICS RELIABILITY, 2006, 46 (08) : 1309 - 1314