An FPGA-based method for a reconfigurable and compact scanner controller

被引:1
|
作者
Thomas, J [1 ]
Megherbi, D [1 ]
Sliney, P [1 ]
Pyburn, D [1 ]
Sengupta, S [1 ]
Khoury, J [1 ]
Woods, C [1 ]
Kirstead, J [1 ]
机构
[1] Univ Massachusetts, ECE Dept, CMINDS Res Ctr, Lowell, MA 01854 USA
来源
Optical Scanning 2005 | 2005年 / 5873卷
关键词
D O I
10.1117/12.624116
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
An essential part of a LADAR system is the scanner component. The physical scanner and its electrical controller must often be as compact as possible to meet the stringent physical requirements of the system. It is also advantageous to have a reconfigurable electrical scanner controller. This can allow real-time automated dynamic modifications to the scanning characteristics. Via reconfiguration, this can also allow a single scanner controller to be used on multiple physical scanners with different resonant frequencies and reflection angles. The most efficient method to construct a compact scanner with static or dynamic re-configurability is by using an FPGA-based system. FPGAs are extremely compact, reconfigurable, and can be programmed with very complex algorithms. We show here the design and testing of such an FPGA-based system has been designed and tested. We show here this FPGA-based system is able to drive scanners at arbitrary frequencies with different waveforms and produce appropriate horizontal and vertical syncs of arbitrary pulse width. Several programmable constants are provided to allow re-configurability. Additionally we show how very few essential components are required so the system could potentially be compacted to approximately the size of a cell phone.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [1] Fast and compact sequential circuits for the FPGA-based reconfigurable systems
    Józwiak, L
    Slusarczyk, A
    Chojnacki, A
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (4-6) : 227 - 246
  • [2] FPGA-based reconfigurable computing
    Chang, J. Morris
    Lo, C. Dan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (06) : 281 - 282
  • [3] Compilation for FPGA-based reconfigurable hardware
    Cardoso, JMP
    Neto, HC
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75
  • [4] FPGA-based reconfigurable adaptive FEC
    Shimizu, K
    Uchida, J
    Miyaoka, Y
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3036 - 3046
  • [5] Reconfigurable PUFs for FPGA-based SoCs
    Gehrer, Stefan
    Sigl, Georg
    [J]. 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 140 - 143
  • [6] FPGA-based reconfigurable computing II
    Chang, J. Morris
    Lo, C. Dan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (02) : IV - V
  • [7] ANYBOARD - AN FPGA-BASED, RECONFIGURABLE SYSTEM
    VANDENBOUT, DE
    MORRIS, JN
    THOMAE, D
    LABROZZI, S
    WINGO, S
    HALLMAN, D
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 21 - 30
  • [8] FPGA-based reconfigurable computing III
    Lo, Chia-Tien Dan
    Chang, J. Morris
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (08) : 475 - 476
  • [9] A run-time reconfigurable FPGA-based drive controller for electrical drive systems
    Toscher, Steffen
    Kasper, Roland
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 381 - 386
  • [10] An FPGA-based controller for collaborative robotics
    Jeppesen, B. P.
    Roy, N.
    Moro, L.
    Baronti, F.
    [J]. 2017 IEEE 26TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2017, : 1067 - 1072