On-chip estimation of hematocrit level for diagnosing anemic conditions by Impedimetric techniques

被引:11
|
作者
Chakraborty, Subhadip [1 ]
Das, Sreyasi [2 ]
Das, Chirantan [1 ]
Chandra, Soumyak [3 ]
Das Sharma, Kaushik [3 ]
Karmakar, Anupam [1 ]
Chattoapadhyay, Sanatan [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, 92 APC Rd, Kolkata 700009, India
[2] Univ Calcutta, Dept Physiol, 92 APC Rd, Kolkata 700009, India
[3] Univ Calcutta, Dept Appl Phys, 92 APC Rd, Kolkata 700009, India
关键词
Hematocrit; Anemia; Lab-on-a chip; Impedance spectroscopy; Sensitivity factor; BLOOD; DEVICE; MEMBRANE;
D O I
10.1007/s10544-020-00493-5
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
An on-chip device has been fabricated on Si platform for precise estimation of the hematocrit (Hct) level of human blood with rapid turn out. Impedance/capacitance spectroscopy and current-voltage (I-V) measurements have been employed to observe the variation of electrical parameters of erythrocyte suspensions with varying Hct level. Experimentally obtained values of capacitance, impedance and conductance with Hct level suggests a linear variation. Current-time measurement has also been performed to ensure the susceptibility of red blood cells under a fixed external electric field for certain duration of time. The online real time sample analyzes have also been performed by the device connected with an embedded electronic circuit interfaced with a laptop through appropriate software. This has enabled the development of a novel Si-chip based compact point-of-care (POC) diagnosis system for Hct level estimation by measuring the dielectric/capacitive variation of an erythrocyte cell suspension. The relevant performance parameters of such a compact system including range, resolution, limit of detection and throughput have also been evaluated.
引用
收藏
页数:11
相关论文
共 11 条
  • [1] On-chip estimation of hematocrit level for diagnosing anemic conditions by Impedimetric techniques
    Subhadip Chakraborty
    Sreyasi Das
    Chirantan Das
    Soumyak Chandra
    Kaushik Das Sharma
    Anupam Karmakar
    Sanatan Chattoapadhyay
    Biomedical Microdevices, 2020, 22
  • [2] Chip Level Thermal Profile Estimation Using On-chip Temperature Sensors
    Zhang, Yufu
    Srivastava, Ankur
    Zahran, Mohamed
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 432 - 437
  • [3] High level estimation of the area and power consumption of on-chip interconnects
    Langen, D
    Brinkmann, A
    Rückert, U
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 297 - 301
  • [4] A linear model for high-level delay estimation in VDSM on-chip interconnects
    Murgan, T
    Ortiz, AG
    Petrov, M
    Glesner, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1078 - 1081
  • [5] Analysis of high-Q on-chip inductors realized by wafer-level packaging techniques
    Sun, X
    Carchon, G
    De Raedt, W
    Beyne, E
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1510 - 1515
  • [6] System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit
    Kim, Younghyun
    Park, Sangyoung
    Cho, Youngjin
    Chang, Naehyuck
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (11) : 1585 - 1598
  • [7] Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques
    Hsu, Chun-Kai
    Denq, Li-Ming
    Wang, Mao-Yin
    Liou, Jing-Jia
    Huang, Chih-Tsun
    Wu, Cheng-Wen
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 245 - +
  • [8] On-chip power-combining techniques for watt-level linear power amplifiers in 0.18 mu m CMOS
    Ren Zhixiong
    Zhang Kefeng
    Liu Lanqi
    Li Cong
    Chen Xiaofei
    Liu Dongsheng
    Liu Zhenglin
    Zou Xuecheng
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (09)
  • [9] Run-time demand estimation and modulation of on-chip decaps at system level for leakage power reduction in multicore chips
    Wang, Leilei
    Zhuo, Cheng
    Zhou, Pingqiang
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 322 - 330
  • [10] Sampling techniques for the estimation of the annual equivalent noise level under urban traffic conditions
    Gaja, E
    Gimenez, A
    Sancho, S
    Reig, A
    APPLIED ACOUSTICS, 2003, 64 (01) : 43 - 53