Scalable layered MPEG-2 video multicast architecture

被引:1
|
作者
Fu, RJ [1 ]
Sung, LB [1 ]
Gupta, A [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Comp & Commun Lab 2, Nanyang, Singapore
关键词
IP multicast; congestion control; layered video coding; heterogeneous systems; real-time systems;
D O I
10.1109/30.920420
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nowadays, multimedia systems disseminating realtime video information over the Internet are becoming increasingly popular. However, the heterogeneity of network components and end systems, and the lack of congestion control in the Internet pose a major challenge in delivering video. In this paper, a layered multicast architecture is presented to achieve efficient distribution of MPEG-2 video streams over the Internet. The video data is partitioned in a hierarchical manner and transmitted in different multicast channels. The participants automatically subscribe to a number of channels based upon the network congestion and the capabilities of the end systems. This architecture provides scalability on both bandwidth availability level and on the end system capability level.
引用
收藏
页码:55 / 62
页数:8
相关论文
共 50 条
  • [1] An MPEG-2 video decoder DSP architecture
    Rudberg, MK
    Wanhammar, L
    1996 IEEE DIGITAL SIGNAL PROCESSING WORKSHOP, PROCEEDINGS, 1996, : 199 - 202
  • [2] Multi-loop scalable MPEG-2 video coders
    Mackowiak, S
    COMPUTER ANALYSIS OF IMAGES AND PATTERNS, PROCEEDINGS, 2003, 2756 : 262 - 269
  • [3] An area efficient dct architecture for MPEG-2 video encoder
    Kim, K
    Koh, JS
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 62 - 67
  • [4] Architecture of a memory manager for an MPEG-2 video decoding circuit
    Cantineau, O
    Petit, L
    Legat, JD
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 20 (03): : 251 - 265
  • [5] Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit
    Olivier Cantineau
    Laurent Petit
    Jean-Didiero Legat
    Journal of VLSI signal processing systems for signal, image and video technology, 1998, 20 : 251 - 265
  • [6] A flexible, fully configurable architecture for MPEG-2 video encoding
    Jachalsky, J
    Wahle, M
    Pirsch, P
    Gehrke, W
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 1063 - 1066
  • [7] Regulated complexity scalable MPEG-2 video decoding for media processors
    Chen, YW
    Zhong, Z
    Lan, TH
    Peng, S
    van Zon, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (08) : 678 - 687
  • [8] GPU-Based MPEG-2 to Secure Scalable Video Transcoding
    Shang, Yueyun
    Ye, Dengpan
    Wei, Zhuo
    Xie, Yajuan
    INTERNATIONAL JOURNAL OF DIGITAL CRIME AND FORENSICS, 2014, 6 (02) : 52 - 69
  • [9] Packet loss resilience of MPEG-2 scalable video coding algorithms
    Aravind, R
    Civanlar, MR
    Reibman, AR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1996, 6 (05) : 426 - 435
  • [10] Transport of scalable MPEG-2 video over ATM based networks
    Luo, WJ
    ElZarki, M
    MULTIMEDIA COMMUNICATIONS AND VIDEO CODING, 1996, : 427 - 434