共 50 条
- [1] An MPEG-2 video decoder DSP architecture 1996 IEEE DIGITAL SIGNAL PROCESSING WORKSHOP, PROCEEDINGS, 1996, : 199 - 202
- [2] Multi-loop scalable MPEG-2 video coders COMPUTER ANALYSIS OF IMAGES AND PATTERNS, PROCEEDINGS, 2003, 2756 : 262 - 269
- [4] Architecture of a memory manager for an MPEG-2 video decoding circuit JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 20 (03): : 251 - 265
- [5] Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit Journal of VLSI signal processing systems for signal, image and video technology, 1998, 20 : 251 - 265
- [6] A flexible, fully configurable architecture for MPEG-2 video encoding ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 1063 - 1066
- [10] Transport of scalable MPEG-2 video over ATM based networks MULTIMEDIA COMMUNICATIONS AND VIDEO CODING, 1996, : 427 - 434