共 50 条
- [1] Diminished-one modulo 2n+1 adder design [J]. IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (12) : 1389 - 1399
- [3] Design and Simulation of Diminished-One Modulo 2n+1 Adder Using Circular Carry Selection [J]. WORLD CONGRESS ON ENGINEERING, WCE 2011, VOL II, 2011, : 1515 - 1518
- [5] A new formulation of fast diminishedone multioperand modulo 2n + 1 adder [J]. Cao, B. (caobin@pmail.ntu.edu.sg), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
- [7] New Circular-Carry-Select (CCS) architecture for diminished-one modulo 2n+1 addition [J]. TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 195 - 198
- [8] High speed parallel-prefix modulo 2n+1 adders for diminished-one operands [J]. ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 211 - 217
- [10] Efficient modulo 2n+1 adder architectures [J]. INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 149 - 157