A Hardware Approach for Organisation of Software Defined Network Switches based on FPGA

被引：0
|
作者：
Kalyaev, Anatoly [1 ,2 ]
Korovin, Iakov [1 ,2 ]
Khisamutdinov, Maxim [1 ,2 ]
Schaefer, Gerald [3 ]
Ahad, Md. Atiqur Rahman [4 ]
机构：
[1] Neural Network Technol Ltd, Taganrog, Russia
[2] Southern Fed Univ, Taganrog, Russia
[3] Univ Loughborough, Dept Comp Sci, Loughborough, Leics, England
[4] Univ Dhaka, Dept Elect & Elect Engn, Dhaka, Bangladesh
来源：
2015 4TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION ICIEV 15 | 2015年
关键词：
Software defined networks; switch; OpenFlow; flow table; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present a novel method for a hardware-based search in the rule tables of software defined network (SDN) switches. We describe the design features of modern SDNs based on the open standard OpenFlow, and highlight the main problems of modern OpenFlow switches. We then propose a new approach for a flow table search based on field-programmable gate arrays (FPGAs). The proposed method allows searching by means of a mask in all bits of the header of incoming packages and therefore to expand the usability of SDNs.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Modelling Software-Defined Networking: Software and hardware switches
    Singh, Deepak
    Ng, Bryan
    Lai, Yuan-Cheng
    Lin, Ying-Dar
    Seah, Winston K. G.
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2018, 122 : 24 - 36
  • [2] Analytical Modelling of Software and Hardware Switches with Internal Buffer in Software-Defined Networks
    Singh, Deepak
    Ng, Bryan
    Lai, Yuan-Cheng
    Lin, Ying-Dar
    Seah, Winston K. G.
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2019, 136 : 22 - 37
  • [3] A FORENSIC METHODOLOGY FOR SOFTWARE-DEFINED NETWORK SWITCHES
    Chin, Tommy
    Xiong, Kaiqi
    ADVANCES IN DIGITAL FORENSICS XIII, 2017, 511 : 97 - 110
  • [4] Adaptive neural acceleration unit based on heterogeneous multicore hardware architecture FPGA and software-defined hardware
    Su, Shun-Feng
    Chang, Meng-Wei
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2024, 47 (03) : 337 - 350
  • [5] A Mixed Hardware-Software Approach to Flexible Artificial Neural Network Training on FPGA
    Aliaga, Ramon J.
    Gadea, Rafael
    Colom, Ricardo J.
    Cerda, Joaquin
    Ferrando, Nestor
    Herrero, Vicente
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 1 - 8
  • [6] A Dynamically Configurable Network for Software-Defined Hardware
    Butera, William
    2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [7] A Novel Method of Organisation of a Software Defined Network Control System
    Kalyaev, Anatoly
    Korovin, Iakov
    Khisamutdinov, Maxim
    Schaefer, Gerald
    Ahad, Md. Atiqur Rahman
    2015 4TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION ICIEV 15, 2015,
  • [8] Software/Hardware Hybrid Network-on-Chip Simulation on FPGA
    Zhang, Youhui
    Qu, Peng
    Qian, Ziqiang
    Wang, Hongwei
    Zheng, Weimin
    NETWORK AND PARALLEL COMPUTING, NPC 2013, 2013, 8147 : 167 - 178
  • [9] NetWatch: Empowering Software-Defined Network Switches for Packet Filtering
    Balagopal, Deepa
    Rani, X. Agnise Kala
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2015, : 837 - 840
  • [10] Hardware/software partitioning and scheduling algorithm based on FPGA
    Li, Lanying
    Chen, Longjuan
    2014 7TH CONFERENCE ON CONTROL AND AUTOMATION (CA), 2014, : 15 - 18
12345