Module address generators for DSPs

被引:0
|
作者
Prasad, MK
Kolagotla, RK
机构
[1] Sony Personal Mobile Commun Amer, San Diego, CA 92127 USA
[2] AT&T Bell Labs, Lucent Technol, Allentown, PA 18103 USA
关键词
D O I
10.1049/el:19981153
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Digital signal processors implement module addressing by using separate hardware generation and comparison. To simplify hardware, they restrict the starting address, the displacement value, and/or the buffer length. The authors show that, by rewriting the equations for module addressing, it is possible to combine address generation and comparison to simplify hardware without less in speed.
引用
收藏
页码:1653 / 1654
页数:2
相关论文
共 50 条
  • [1] LabView module programs embedded DSPs
    Webb, W
    EDN, 2005, 50 (13) : 13 - 13
  • [2] Optimizing address assignment for scheduling embedded DSPs
    Xue, C
    Shao, ZL
    Sha, EHM
    Xiao, B
    EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2004, 3207 : 64 - 73
  • [3] Optimized address assignment for DSPs with SIMD memory accesses
    Lorenz, M
    Kottmann, D
    Bashford, S
    Leupers, R
    Marwedel, P
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 415 - 420
  • [4] Minimizing address arithmetic instructions in embedded applications on DSPs
    Salamy, Hassan
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (06) : 1550 - 1563
  • [5] SYNTHESIS OF ADDRESS GENERATORS
    GRANT, D
    DENYER, PB
    FINLAY, I
    1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 116 - 119
  • [6] NUMBER OF GENERATORS OF A MODULE
    SWAN, RG
    MATHEMATISCHE ZEITSCHRIFT, 1967, 102 (04) : 318 - &
  • [7] Optimizing address assignment and scheduling for DSPs with multiple functional units
    Xue, Chun
    Shao, Zili
    Zhuge, Qingfeng
    Xiao, Bin
    Liu, Meilin
    Sha, Edwin H. -M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 976 - 980
  • [8] A LANGUAGE FOR DESIGNING MODULE GENERATORS
    MOSHNYAGA, VG
    TAMARU, K
    YASUURA, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (09) : 1066 - 1074
  • [9] STRUCTURED DESIGN WITH MODULE GENERATORS
    TSIEN, DS
    VLSI SYSTEMS DESIGN, 1987, 8 (03): : 40 - &
  • [10] BOUNDING NUMBER OF GENERATORS OF A MODULE
    VASCONCELOS, W
    WIEGAND, R
    MATHEMATISCHE ZEITSCHRIFT, 1978, 164 (01) : 1 - 7