A Case for NUMA-Aware Contention Management on Multicore Systems

被引:72
|
作者
Blagodurov, Sergey [1 ]
Zhuravlev, Sergey [1 ]
Fedorova, Alexandra [1 ]
Kamali, Ali [1 ]
机构
[1] Simon Fraser Univ, Sch Comp Sci, Vancouver, BC, Canada
关键词
Algorithms; Design; Measurement; Performance;
D O I
10.1145/1854273.1854350
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On multicore systems contention for shared resources occurs when memory-intensive threads are co-scheduled on cores that share parts of the memory hierarchy, such as last-level caches and memory controllers. Previous work investigated how contention could be addressed via scheduling. A contention-aware scheduler separates competing threads onto separate memory hierarchy domains to eliminate resource sharing and, as a consequence, mitigate contention. However, all previous work on contention-aware scheduling assumed that the underlying system is UMA (uniform memory access latencies, single memory controller). Modern multicore systems, however, are NUMA, which means that they feature non-uniform memory access latencies and multiple memory controllers. We discovered that contention management is a lot more difficult on NUMA systems, because the scheduler must not only consider the placement of threads, but also the placement of their memory. This is mostly required to eliminate contention for memory controllers contrary to the popular belief that remote access latency is the dominant concern. In this work we quantify the effects on performance imposed by resource contention and remote access latency. This analysis inspires the design of a contention-aware scheduling algorithm for NUMA systems. This algorithm significantly outperforms a NUMA-unaware algorithm proposed before as well as the default Linux scheduler. We also investigate memory migration strategies, which are the necessary part of the NUMA contention-aware scheduling algorithm. Finally, we propose and evaluate a new contention management algorithm that is priority-aware.
引用
收藏
页码:557 / 558
页数:2
相关论文
共 50 条
  • [1] NUMA-Aware Multicore Matrix Multiplication
    Alkowaileet, Wail Y.
    Carrillo-Cisneros, David
    Lim, Robert V.
    Scherson, Isaac D.
    [J]. PARALLEL PROCESSING LETTERS, 2014, 24 (04)
  • [2] NUMA-aware memory coloring for multicore real-time systems
    Pan, Xing
    Mueller, Frank
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 118
  • [3] POSTER: NUMA-aware Power Management for Chip Multiprocessors
    Ahn, Changmin
    Guzman, Camilo. A. Celis
    Egger, Bernhard
    [J]. 2017 26TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2017, : 160 - 161
  • [4] Compact NUMA-aware Locks
    Dice, Dave
    Kogan, Alex
    [J]. PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), 2019,
  • [5] NUMA-Aware Dense Matrix Factorizations and Inversion with Look-Ahead on Multicore Processors
    Catalan, Sandra
    Igual, Francisco D.
    Rodriguez-Sanchez, Rafael
    Herrero, Jose R.
    Quintana-Orti, Enrique S.
    [J]. 2022 IEEE 34TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2022), 2022, : 91 - 99
  • [6] Memory Management in NUMA Multicore Systems: Trapped between Cache Contention and Interconnect Overhead
    Majo, Zoltan
    Gross, Thomas R.
    [J]. ACM SIGPLAN NOTICES, 2011, 46 (11) : 11 - 32
  • [7] NUMA-Aware Task Performance Analysis
    Schmidl, Dirk
    Mueller, Matthias S.
    [J]. OpenMP: Memory, Devices, and Tasks, 2016, 9903 : 77 - 88
  • [8] Scalable Adaptive NUMA-Aware Lock
    Zhang, Mingzhe
    Chen, Haibo
    Cheng, Luwei
    Lau, Francis C. M.
    Wang, Cho-Li
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (06) : 1754 - 1769
  • [9] NUMA-aware Scalable Graph Traversal on SGI UV Systems
    Yasui, Yuichiro
    Fujisawa, Katsuki
    Goh, Eng Lim
    Baron, John
    Sugiura, Atsushi
    Uchiyama, Takashi
    [J]. PROCEEDINGS OF THE ACM WORKSHOP ON HIGH PERFORMANCE GRAPH PROCESSING (HPGP'16), 2016, : 19 - 26
  • [10] A NUMA-Aware Recoverable Mutex Lock
    Fahmy, Ahmed
    Golab, Wojciech
    [J]. PROCEEDINGS OF THE 34TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2022, 2022, : 295 - 305