Safety analysis in real-time system using constraint logic programming

被引:0
|
作者
Jin, F
Girodias, P
Cerny, E
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper is concerned with the verification of the timing safety properties of real-time systems. Using CLP (BNR) Prolog, we show how constraint logic programming based on relational interval arithmetic can provide a much simpler analysis technique than some previous graph-theoretic approaches to the problem of verifying a timing property with respect to a system specification. Both the property and the system to verify are specified by formulas in subsets of Real Time Logic. In particular, our new approach will allow more complex timing behaviours, such as delay correlation, to be considered in the timing models.
引用
收藏
页码:399 / 402
页数:4
相关论文
共 50 条
  • [1] Real-Time Rewriting Logic Semantics for Spatial Concurrent Constraint Programming
    Ramirez, Sergio
    Romero, Miguel
    Rocha, Camilo
    Valencia, Frank
    REWRITING LOGIC AND ITS APPLICATIONS, WRLA 2018, 2018, 11152 : 226 - 244
  • [2] ON THE SPECIFICATION OF REAL-TIME SYSTEMS USING LOGIC PROGRAMMING
    GARZOTTO, F
    GHEZZI, C
    MANDRIOLI, D
    MORZENTI, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1987, 289 : 180 - 190
  • [3] REAL-TIME PROGRAMMING SYSTEM
    TOWNSEND, HRA
    INTERNATIONAL JOURNAL OF BIO-MEDICAL COMPUTING, 1979, 10 (02): : 129 - 143
  • [4] A formalization of real-time system using modal logic
    Suzuki, T
    Zama, T
    Ishida, M
    SICE 2002: PROCEEDINGS OF THE 41ST SICE ANNUAL CONFERENCE, VOLS 1-5, 2002, : 1153 - 1158
  • [5] Solving a real-time allocation problem with constraint programming
    Hladik, Pierre-Emmanuel
    Cambazard, Hadrien
    Deplanche, Anne-Marie
    Jussien, Narendra
    JOURNAL OF SYSTEMS AND SOFTWARE, 2008, 81 (01) : 132 - 149
  • [6] Real-time programming safety in Java and Ada
    Sandén, Bo I.
    Ada User Journal, 2002, 23 (02): : 105 - 112
  • [7] Verification of real time controllers against timing diagram specifications using constraint logic programming
    Cerny, E
    Jin, F
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 229 - 236
  • [8] Verification of real time controllers against timing diagram specifications using Constraint Logic Programming
    Cerny, Eduard
    Jin, Fen
    Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 32 - 39
  • [9] Efficient real-time model checking using tabled logic programming and constraints
    Pemmasani, G
    Ramakrishnan, CR
    Ramakrishnan, IV
    LOGICS PROGRAMMING, PROCEEDINGS, 2002, 2401 : 100 - 114
  • [10] Optimizing path real-time logic for unified real-time system
    Xudong Zhu
    Kin Fun Li
    Huiyou Chang
    Soft Computing, 2017, 21 : 3135 - 3145