Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

被引:48
|
作者
Ruiz, Mario [1 ]
Sidler, David [2 ]
Sutter, Gustavo [1 ]
Alonso, Gustavo [2 ]
Lopez-Buedo, Sergio [1 ,3 ]
机构
[1] Univ Autonoma Madrid, Escuela Politecn Super, High Performance Comp & Networking Res Grp, Madrid, Spain
[2] Swiss Fed Inst Technol, Dept Comp Sci, Syst Grp, Zurich, Switzerland
[3] NAUDIT HPCN, Madrid, Spain
关键词
D O I
10.1109/FPL.2019.00053
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny of how networking functionality is deployed. From TCP Offload Engines (TOEs) to Software Defined Networking (SDN), including Smart NICs and In-Network Data Processing, a wide range of approaches are currently being explored to increase the efficiency of networks and tailor its functionality to the actual needs of the application at hand. To address the need for an open and customizable networking stack, in this paper we introduce Limago, an FPGA-based open-source implementation of a TCP/IP stack operating at 100 Gbit/s. To our knowledge, Limago provides the first complete description of an FPGA-based TCP/IP stack at these speeds, thereby illustrating the bottlenecks that must be addressed, proposing several innovative designs to reach the necessary throughput, and showing how to incorporate advanced protocol features into the design. As an example, Limago supports the TCP Window Scale option, addressing the Long Fat Pipe issue. Limago not only enables 100 Gbit/s Ethernet links in an open source package, but also paves the way to programmable and fully customizable NICs based on FPGAs.
引用
收藏
页码:286 / 292
页数:7
相关论文
共 50 条
  • [1] Integrating Open TCP/IP Core and FPGA-based Cryptosystem on Chip
    Amiri, Rami
    Elkeelany, Omar
    [J]. SOUTHEASTCON 2016, 2016,
  • [2] Towards 100 GbE FPGA-based Flow Monitoring
    Alonso, Tobias
    Ruiz, Mario
    Sutter, Gustavo
    Lopez-Buedo, Sergio
    Lopez de Vergara, Jorge E.
    [J]. 2019 X SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL), 2019, : 9 - 16
  • [3] FPGA-based TCP/IP Checksum Offloading Engine for 100 Gbps Networks
    Sutter, Gustavo
    Ruiz, Mario
    Lopez-Buedo, Sergio
    Alonso, Gustavo
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [4] An open-source FPGA-based control and data acquisition hardware platform
    Ernesto Fernandez-Rodriguez, Luis
    Rodriguez-Resendiz, Juvenal
    Agustin Martinez-Hernandez, Moises
    [J]. 2021 XVII INTERNATIONAL ENGINEERING CONGRESS (CONIIN), 2021,
  • [5] OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration
    Reddy, Kuladeep Sai
    Vipin, Kizheppatt
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (04) : 123 - 126
  • [6] Open-Source SpMV Multiplication Hardware Accelerator for FPGA-Based HPC Systems
    Mpakos, Panagiotis
    Tasou, Ioanna
    Alverti, Chloe
    Miliadis, Panagiotis
    Malakonakis, Pavlos
    Theodoropoulos, Dimitris
    Goumas, Georgios
    Pnevmatikatos, Dionisios N.
    Koziris, Nectarios
    [J]. APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2024, 2024, 14553 : 19 - 32
  • [7] Loopy - An Open-Source TCP/IP Rapid Prototyping and Validation Framework
    de Schryver, Christian
    Schlaefer, Philipp
    Wehn, Norbert
    Fischer, Thomas
    Poetzsch-Heffter, Arnd
    [J]. 2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [8] A 10 GbE TCP/IP Hardware Stack as part of a Protocol Acceleration Platform
    Langenbach, U.
    Berthe, A.
    Traskov, B.
    Weide, S.
    Hofmann, K.
    Gregorius, P.
    [J]. 2013 IEEE THIRD INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2013,
  • [9] QubiC: An Open-Source FPGA-Based Control and Measurement System for Superconducting Quantum Information Processors
    Xu Y.
    Huang G.
    Balewski J.
    Naik R.
    Morvan A.
    Mitchell B.
    Nowrouzi K.
    Santiago D.I.
    Siddiqi I.
    [J]. IEEE Transactions on Quantum Engineering, 2021, 2